mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 18:16:01 +03:00
9d04e97093
Remove separation of t18x specific code and fields and the associated ifdefs. We can build T18x code in always. Change-Id: I4e8eae9c30335632a2da48b418c6138193831b4f Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1595431 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
80 lines
2.4 KiB
C
80 lines
2.4 KiB
C
/*
|
|
* GK20A ECC
|
|
*
|
|
* Copyright (c) 2017, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
#ifndef ECC_GK20A_H
|
|
#define ECC_GK20A_H
|
|
|
|
struct gk20a_ecc_stat {
|
|
char **names;
|
|
u32 *counters;
|
|
#ifdef CONFIG_SYSFS
|
|
struct hlist_node hash_node;
|
|
#endif
|
|
};
|
|
|
|
#ifdef CONFIG_TEGRA_19x_GPU
|
|
#include "ecc_t19x.h"
|
|
#endif
|
|
|
|
struct ecc_gk20a {
|
|
/* Stats per engine */
|
|
struct {
|
|
struct gk20a_ecc_stat sm_lrf_single_err_count;
|
|
struct gk20a_ecc_stat sm_lrf_double_err_count;
|
|
|
|
struct gk20a_ecc_stat sm_shm_sec_count;
|
|
struct gk20a_ecc_stat sm_shm_sed_count;
|
|
struct gk20a_ecc_stat sm_shm_ded_count;
|
|
|
|
struct gk20a_ecc_stat tex_total_sec_pipe0_count;
|
|
struct gk20a_ecc_stat tex_total_ded_pipe0_count;
|
|
struct gk20a_ecc_stat tex_unique_sec_pipe0_count;
|
|
struct gk20a_ecc_stat tex_unique_ded_pipe0_count;
|
|
struct gk20a_ecc_stat tex_total_sec_pipe1_count;
|
|
struct gk20a_ecc_stat tex_total_ded_pipe1_count;
|
|
struct gk20a_ecc_stat tex_unique_sec_pipe1_count;
|
|
struct gk20a_ecc_stat tex_unique_ded_pipe1_count;
|
|
|
|
#ifdef CONFIG_TEGRA_19x_GPU
|
|
struct ecc_gr_t19x t19x;
|
|
#endif
|
|
} gr;
|
|
|
|
struct {
|
|
struct gk20a_ecc_stat l2_sec_count;
|
|
struct gk20a_ecc_stat l2_ded_count;
|
|
#ifdef CONFIG_TEGRA_19x_GPU
|
|
struct ecc_ltc_t19x t19x;
|
|
#endif
|
|
} ltc;
|
|
|
|
struct {
|
|
#ifdef CONFIG_TEGRA_19x_GPU
|
|
struct ecc_eng_t19x t19x;
|
|
#endif
|
|
} eng;
|
|
|
|
};
|
|
|
|
#endif /*__ECC_GK20A_H__*/
|