nvethernetrm: update OSI_PAUSE_FRAMES_ENABLE macro

Update OSI_PAUSE_FRAMES_ENABLE as per the updated
DT-bindings.

Bug 3529804

Change-Id: Ice290ef85c370956cec2a7b29cc0b6f82ac39093
Signed-off-by: Diptanshu Jamgade <djamgade@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/c/kernel/nvethernetrm/+/2790122
Reviewed-by: svcacv <svcacv@nvidia.com>
Reviewed-by: Bhadram Varka <vbhadram@nvidia.com>
Reviewed-by: Narayan Reddy <narayanr@nvidia.com>
Reviewed-by: Sumeet Gupta <sumeetg@nvidia.com>
GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com>
This commit is contained in:
Diptanshu Jamgade
2022-10-11 17:23:53 +05:30
committed by Bhadram Varka
parent 1ea653fc42
commit 8bb1b24f59
2 changed files with 6 additions and 6 deletions

View File

@@ -91,7 +91,7 @@
* @brief EQOS generic helper MACROS. * @brief EQOS generic helper MACROS.
* @{ * @{
*/ */
#define OSI_PAUSE_FRAMES_ENABLE 0U #define OSI_PAUSE_FRAMES_ENABLE 1U
#define OSI_PTP_REQ_CLK_FREQ 250000000U #define OSI_PTP_REQ_CLK_FREQ 250000000U
#define OSI_FLOW_CTRL_DISABLE 0U #define OSI_FLOW_CTRL_DISABLE 0U
#define OSI_ADDRESS_32BIT 0 #define OSI_ADDRESS_32BIT 0

View File

@@ -1304,7 +1304,7 @@ struct osi_core_priv_data {
nveu32_t mtu; nveu32_t mtu;
/** Ethernet MAC address */ /** Ethernet MAC address */
nveu8_t mac_addr[OSI_ETH_ALEN]; nveu8_t mac_addr[OSI_ETH_ALEN];
/** DT entry to enable(0) or disable(1) pause frame support */ /** DT entry to enable(1) or disable(0) pause frame support */
nveu32_t pause_frames; nveu32_t pause_frames;
/** Current flow control settings */ /** Current flow control settings */
nveu32_t flow_ctrl; nveu32_t flow_ctrl;