nv-tegra-mirror/nvethernetrm
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/kernel/nvethernetrm.git synced 2025-12-22 17:34:29 +03:00
Code Issues Packages Projects Releases Wiki Activity

osi: core: fix CERT INT31-C

Browse Source 
Bug 3745813

Change-Id: I7d686c45ae5e74f3bfc3c4e6642fc38ee312d6a1
Signed-off-by: Narayan Reddy <narayanr@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/c/kernel/nvethernetrm/+/2821888
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Narayan Reddy
2022-12-06 10:22:23 +00:00
committed by mobile promotions
parent 379f8ae9a5
commit d1e320cc82
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
osi/core/core_common.c
View File

@@ -453,7 +453,7 @@ void hw_config_tscr(struct osi_core_priv_data *const osi_core, OSI_UNUSED const
void hw_config_ssir(struct osi_core_priv_data *const osi_core)
{
nveul64_t val = 0U;
nveu32_t val = 0U;
void *addr = osi_core->base;
const struct core_local *l_core = (struct core_local *)(void *)osi_core;
const nveu32_t mac_ssir[2] = { EQOS_MAC_SSIR, MGBE_MAC_SSIR};
@@ -465,7 +465,7 @@ void hw_config_ssir(struct osi_core_priv_data *const osi_core)
val |= val << MAC_SSIR_SSINC_SHIFT;
/* update Sub-second Increment Value */
osi_writela(osi_core, (nveu32_t)val, ((nveu8_t *)addr + mac_ssir[osi_core->mac]));
osi_writela(osi_core, val, ((nveu8_t *)addr + mac_ssir[osi_core->mac]));
}
nve32_t hw_ptp_tsc_capture(struct osi_core_priv_data *const osi_core,