mirror of
git://nv-tegra.nvidia.com/kernel/nvethernetrm.git
synced 2025-12-22 09:12:10 +03:00
- HW has separate Inverse Match bits in l3l4 control register for each source address, destination address, source port and destination port. - Hence, added separate Inverse match bits for all the 4 fields in osi l3l4 structure to provide flexibility for l3l4 users. - Fixed validation parameter sequence to validate l3l4 parameters before processing filter data. Bug 3576506 Bug 3825731 Change-Id: Id7f8939acd92ad5799f2ad0d7cef5d4fcb7e00c5 Signed-off-by: Hareesh Kesireddy <hkesireddy@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/kernel/nvethernetrm/+/2820517 Tested-by: mobile promotions <svcmobile_promotions@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
96 lines
3.2 KiB
C
96 lines
3.2 KiB
C
/*
|
|
* Copyright (c) 2022, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef INCLUDED_NVETHERNETRM_L3L4_H
|
|
#define INCLUDED_NVETHERNETRM_L3L4_H
|
|
|
|
#include <nvethernet_type.h>
|
|
|
|
/** helper macro for enable */
|
|
#define OSI_TRUE ((nveu32_t)1U)
|
|
|
|
/** helper macro to disable */
|
|
#define OSI_FALSE ((nveu32_t)0U)
|
|
|
|
/**
|
|
* @brief L3/L4 filter function dependent parameter
|
|
*/
|
|
struct osi_l3_l4_filter {
|
|
/** filter data */
|
|
struct {
|
|
#ifndef OSI_STRIPPED_LIB
|
|
/** udp (OSI_TRUE) or tcp (OSI_FALSE) */
|
|
nveu32_t is_udp;
|
|
/** ipv6 (OSI_TRUE) or ipv4 (OSI_FALSE) */
|
|
nveu32_t is_ipv6;
|
|
#endif /* !OSI_STRIPPED_LIB */
|
|
/** destination ip address information */
|
|
struct {
|
|
/** ipv4 address */
|
|
nveu8_t ip4_addr[4];
|
|
#ifndef OSI_STRIPPED_LIB
|
|
/** ipv6 address */
|
|
nveu16_t ip6_addr[8];
|
|
/** Port number */
|
|
nveu16_t port_no;
|
|
/** addr match enable (OSI_TRUE) or disable (OSI_FALSE) */
|
|
nveu32_t addr_match;
|
|
/** perfect(OSI_FALSE) or inverse(OSI_TRUE) match for address */
|
|
nveu32_t addr_match_inv;
|
|
/** port match enable (OSI_TRUE) or disable (OSI_FALSE) */
|
|
nveu32_t port_match;
|
|
/** perfect(OSI_FALSE) or inverse(OSI_TRUE) match for port */
|
|
nveu32_t port_match_inv;
|
|
#endif /* !OSI_STRIPPED_LIB */
|
|
} dst;
|
|
#ifndef OSI_STRIPPED_LIB
|
|
/** ip address and port information */
|
|
struct {
|
|
/** ipv4 address */
|
|
nveu8_t ip4_addr[4];
|
|
/** ipv6 address */
|
|
nveu16_t ip6_addr[8];
|
|
/** Port number */
|
|
nveu16_t port_no;
|
|
/** addr match enable (OSI_TRUE) or disable (OSI_FALSE) */
|
|
nveu32_t addr_match;
|
|
/** perfect(OSI_FALSE) or inverse(OSI_TRUE) match for address */
|
|
nveu32_t addr_match_inv;
|
|
/** port match enable (OSI_TRUE) or disable (OSI_FALSE) */
|
|
nveu32_t port_match;
|
|
/** perfect(OSI_FALSE) or inverse(OSI_TRUE) match for port */
|
|
nveu32_t port_match_inv;
|
|
} src;
|
|
#endif /* !OSI_STRIPPED_LIB */
|
|
} data;
|
|
#ifndef OSI_STRIPPED_LIB
|
|
/** Represents whether DMA routing enabled (OSI_TRUE) or not (OSI_FALSE) */
|
|
nveu32_t dma_routing_enable;
|
|
#endif /* !OSI_STRIPPED_LIB */
|
|
/** DMA channel number of routing enabled */
|
|
nveu32_t dma_chan;
|
|
/** filter enable (OSI_TRUE) or disable (OSI_FALSE) */
|
|
nveu32_t filter_enb_dis;
|
|
};
|
|
|
|
#endif /* INCLUDED_NVETHERNETRM_L3L4_H */
|