mirror of
git://nv-tegra.nvidia.com/kernel/nvethernetrm.git
synced 2025-12-24 10:34:24 +03:00
f77e6e4eb6
===== DIFF ====== Total misra violation count changed by -162 Rule: MISRA_C-2012_Directive_4.6 Diff: -13 Rule: MISRA_C-2012_Directive_4.9 Diff: 5 Rule: MISRA_C-2012_Rule_10.1 Diff: -2 Rule: MISRA_C-2012_Rule_11.3 Diff: -15 Rule: MISRA_C-2012_Rule_11.5 Diff: 15 Rule: MISRA_C-2012_Rule_12.2 Diff: -2 Rule: MISRA_C-2012_Rule_15.1 Diff: 64 Rule: MISRA_C-2012_Rule_15.4 Diff: 5 Rule: MISRA_C-2012_Rule_15.5 Diff: -76 Rule: MISRA_C-2012_Rule_15.6 Diff: -1 Rule: MISRA_C-2012_Rule_15.7 Diff: -2 Rule: MISRA_C-2012_Rule_16.4 Diff: -1 Rule: MISRA_C-2012_Rule_2.3 Diff: -2 Rule: MISRA_C-2012_Rule_2.4 Diff: -1 Rule: MISRA_C-2012_Rule_2.5 Diff: -106 Rule: MISRA_C-2012_Rule_5.7 Diff: -1 Rule: MISRA_C-2012_Rule_5.9 Diff: -6 Rule: MISRA_C-2012_Rule_8.13 Diff: -18 Rule: MISRA_C-2012_Rule_8.2 Diff: -1 Rule: MISRA_C-2012_Rule_8.3 Diff: -2 Rule: MISRA_C-2012_Rule_8.9 Diff: -2 Rule: Total Diff: -162 *******************CERT report Analysis summary report: Defects/Coding rule violations found : 47 Total CERT_INT30-C 47 - [0;31m(Deviation Not approved)[0m Total 47 ===== DIFF ====== Total cert violation count changed by -16 Rule: CERT_INT30-C Diff: -16 Rule: Total Diff: -16 *******************CERT ADV report Analysis summary report: Defects/Coding rule violations found : 36 Total CERT_DCL37-C (Full Deviation) 36 - [0;32m(Deviation Approved)[0m Total 36 ===== DIFF ====== Total cert_adv violation count changed by -76 Rule: CERT_DCL37-C Diff: -62 Rule: CERT_EXP39-C Diff: -14 Rule: Total Diff: -76 JIRA NET-224 Change-Id: I2084da3d98646e6f9fb7933adbee39343e509e8d Signed-off-by: Bhadram Varka <vbhadram@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/kernel/nvethernetrm/+/2744955 Reviewed-by: Nagarjuna Kristam <nkristam@nvidia.com> Reviewed-by: Narayan Reddy <narayanr@nvidia.com> Reviewed-by: Krishna Thota <kthota@nvidia.com> GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com>
61 lines
2.3 KiB
C
61 lines
2.3 KiB
C
/*
|
|
* Copyright (c) 2018-2022, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef INCLUDED_OSI_DMA_TXRX_H
|
|
#define INCLUDED_OSI_DMA_TXRX_H
|
|
|
|
/**
|
|
* @addtogroup EQOS_Help Descriptor Helper MACROS
|
|
*
|
|
* @brief Helper macros for defining Tx/Rx descriptor count
|
|
* @{
|
|
*/
|
|
#define OSI_EQOS_TX_DESC_CNT 1024U
|
|
#define OSI_EQOS_RX_DESC_CNT 1024U
|
|
#define OSI_MGBE_TX_DESC_CNT 4096U
|
|
#define OSI_MGBE_MAX_RX_DESC_CNT 16384U
|
|
/** @} */
|
|
|
|
/** TSO Header length divisor */
|
|
#define OSI_TSO_HDR_LEN_DIVISOR 4U
|
|
|
|
/**
|
|
* @addtogroup EQOS_Help1 Helper MACROS for descriptor index operations
|
|
*
|
|
* @brief Helper macros for incrementing or decrementing Tx/Rx descriptor index
|
|
* @{
|
|
*/
|
|
/** Increment the tx descriptor index */
|
|
#define INCR_TX_DESC_INDEX(idx, x) ((idx) = ((idx) + (1U)) & ((x) - 1U))
|
|
/** Increment the rx descriptor index */
|
|
#define INCR_RX_DESC_INDEX(idx, x) ((idx) = ((idx) + (1U)) & ((x) - 1U))
|
|
#ifdef OSI_DEBUG
|
|
/** Decrement the tx descriptor index */
|
|
#define DECR_TX_DESC_INDEX(idx, x) ((idx) = ((idx) - (1U)) & ((x) - 1U))
|
|
#endif /* OSI_DEBUG */
|
|
#ifndef OSI_STRIPPED_LIB
|
|
/** Decrement the rx descriptor index */
|
|
#define DECR_RX_DESC_INDEX(idx, x) ((idx) = ((idx) - (1U)) & ((x) - 1U))
|
|
#endif /* !OSI_STRIPPED_LIB */
|
|
/** @} */
|
|
#endif /* INCLUDED_OSI_DMA_TXRX_H */
|