mirror of
git://nv-tegra.nvidia.com/kernel/nvethernetrm.git
synced 2025-12-24 10:34:24 +03:00
d385f4ee2c
Fix compilations issues with linux safety builds Bug 4506095 Change-Id: I2609611da6fe3110c730ef5ae67de1d503ab1700 Signed-off-by: Bhadram Varka <vbhadram@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/kernel/nvethernetrm/+/3081413 GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com> Reviewed-by: Narayana Reddy P <narayanr@nvidia.com> Reviewed-by: Srinivas Ramachandran <srinivasra@nvidia.com> Reviewed-by: svcacv <svcacv@nvidia.com>
66 lines
2.6 KiB
C
66 lines
2.6 KiB
C
/* SPDX-License-Identifier: LicenseRef-NvidiaProprietary
|
|
* SPDX-FileCopyrightText: Copyright (c) 2018-2024 NVIDIA CORPORATION & AFFILIATES.
|
|
* All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef INCLUDED_OSI_DMA_TXRX_H
|
|
#define INCLUDED_OSI_DMA_TXRX_H
|
|
|
|
/**
|
|
* @addtogroup EQOS_Help Descriptor Helper MACROS
|
|
*
|
|
* @brief Helper macros for defining Tx/Rx descriptor count
|
|
* @{
|
|
*/
|
|
/** EQOS Tx descriptor count */
|
|
#define OSI_EQOS_TX_DESC_CNT 1024U
|
|
/** EQOS Rx descriptor count */
|
|
#define OSI_EQOS_RX_DESC_CNT 1024U
|
|
/** MGBE Tx descriptor count */
|
|
#define OSI_MGBE_TX_DESC_CNT 4096U
|
|
/** MGBE Max Rx descriptor count */
|
|
#define OSI_MGBE_MAX_RX_DESC_CNT 16384U
|
|
/** @} */
|
|
|
|
/* TSO Header length divisor */
|
|
#define OSI_TSO_HDR_LEN_DIVISOR 4U
|
|
|
|
/**
|
|
* @addtogroup EQOS_Help1 Helper MACROS for descriptor index operations
|
|
*
|
|
* @brief Helper macros for incrementing or decrementing Tx/Rx descriptor index
|
|
* @{
|
|
*/
|
|
/** Increment the tx descriptor index */
|
|
#define INCR_TX_DESC_INDEX(idx, x) ((idx) = (((idx) & ((nveu32_t)0x7FFFFFFFU)) + (1U)) & ((x) - 1U))
|
|
|
|
/** Increment the rx descriptor index */
|
|
#define INCR_RX_DESC_INDEX(idx, x) ((idx) = (((idx) & ((nveu32_t)0x7FFFFFFFU)) + (1U)) & ((x) - 1U))
|
|
|
|
/** Decrement the tx descriptor index */
|
|
#define DECR_TX_DESC_INDEX(idx, x) ((idx) = (((idx) & ((nveu32_t)0x7FFFFFFFU)) - (1U)) & ((x) - 1U))
|
|
#ifndef OSI_STRIPPED_LIB
|
|
/** Decrement the rx descriptor index */
|
|
#define DECR_RX_DESC_INDEX(idx, x) (((idx) & ((nveu32_t)0x7FFFFFFFU)) = ((idx) - (1U)) & ((x) - 1U))
|
|
#endif /* !OSI_STRIPPED_LIB */
|
|
/** @} */
|
|
#endif /* INCLUDED_OSI_DMA_TXRX_H */
|