mirror of
git://nv-tegra.nvidia.com/kernel/nvethernetrm.git
synced 2025-12-23 18:15:29 +03:00
d17a9e4c63
This change programs 40byte Hash key and indirection table (Hash table) (has DMA channel numbers) in MAC Once packet received by MAC - 4-tuples will be extracted from the packet and given to RSS hash engine. Hash function will generate hash value by using 40byte key. From hash value LSB bits used as index to RSS lookup table to find out DMA channel number. If there is a match - packet is routed to corresponding DMA channel. If there is no match - packet will be dropped and error will be returned in receive desc. Bug 200565647 Change-Id: Iffbb5a452f03278b3ba0bc061f09b43c7c994289 Signed-off-by: Bhadram Varka <vbhadram@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/kernel/nvethernetrm/+/2263398 Reviewed-by: Rakesh Goyal <rgoyal@nvidia.com>
57 lines
2.2 KiB
C
57 lines
2.2 KiB
C
/*
|
|
* Copyright (c) 2018-2020, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef INCLUDED_OSI_DMA_TXRX_H
|
|
#define INCLUDED_OSI_DMA_TXRX_H
|
|
|
|
/**
|
|
* @addtogroup EQOS_Help Descriptor Helper MACROS
|
|
*
|
|
* @brief Helper macros for defining Tx/Rx descriptor count
|
|
* @{
|
|
*/
|
|
#define TX_DESC_CNT 1024U
|
|
#define RX_DESC_CNT 1024U
|
|
/** @} */
|
|
|
|
/** TSO Header length divisor */
|
|
#define OSI_TSO_HDR_LEN_DIVISOR 4U
|
|
|
|
/**
|
|
* @addtogroup EQOS_Help1 Helper MACROS for descriptor index operations
|
|
*
|
|
* @brief Helper macros for incrementing or decrementing Tx/Rx descriptor index
|
|
* @{
|
|
*/
|
|
/** Increment the tx descriptor index */
|
|
#define INCR_TX_DESC_INDEX(idx, i) ((idx) = ((idx) + (i)) & (TX_DESC_CNT - 1U))
|
|
/** Increment the rx descriptor index */
|
|
#define INCR_RX_DESC_INDEX(idx, i) ((idx) = ((idx) + (i)) & (RX_DESC_CNT - 1U))
|
|
#ifndef OSI_STRIPPED_LIB
|
|
/** Decrement the tx descriptor index */
|
|
#define DECR_TX_DESC_INDEX(idx, i) ((idx) = ((idx) - (i)) & (TX_DESC_CNT - 1U))
|
|
/** Decrement the rx descriptor index */
|
|
#define DECR_RX_DESC_INDEX(idx, i) ((idx) = ((idx) - (i)) & (RX_DESC_CNT - 1U))
|
|
#endif /* !OSI_STRIPPED_LIB */
|
|
/** @} */
|
|
#endif /* INCLUDED_OSI_DMA_TXRX_H */
|