mirror of
git://nv-tegra.nvidia.com/tegra/nv-sci-src/nvsci_headers.git
synced 2025-12-22 09:23:12 +03:00
9dcb16a971
30539c9e44aa07fd4e6587195a5760c9e2e4300d - nvscievent.h 5b2f58a4d46aa8e4f7610c81f4c93cafe0c29c90 - nvsciipc.cfg 8dbc8e93caaeb5f0b725d5a678756784223571dd - nvscisync.h 8a0a9a6809e4f94fef5a607d13f779c37d922b85 - nvscistream_api.h 6b8809ed1b39dcb64c4da2f34ffee2aec10bb0b1 - nvscistream.h 65d2229d2171080ced54ef04a228a1daa0cf79a2 - nvsciipc.h f81df24708896d40238fd172f21c52905e1d7011 - nvscistream_types.h cf447a1331d4725724fa47122ea5b821c126054c - nvscierror.h b90f6b262aa3621031036ee780d8815cde1f7857 - nvscibuf.h Change-Id: I422272e95b145ddde1ff8568bc172204af11e73d
83 lines
3.8 KiB
INI
83 lines
3.8 KiB
INI
#
|
|
# Copyright (c) 2019-2022, NVIDIA CORPORATION. All rights reserved.
|
|
#
|
|
# Format of NvSciIpc Config file
|
|
#
|
|
# First column should specify the backend. All possible backend types
|
|
# are listed below:
|
|
# INTER_THREAD, INTER_PROCESS, INTER_VM, INTER_CHIP
|
|
#
|
|
# For INTER_THREAD/PROCESS backend type, format will be:
|
|
# <backend_type> <endpoint1_name> <endpoint2_name> <backend_info1> <backend_info2>
|
|
#
|
|
# For INTER_THREAD and INTER_PROCESS, two endpoints name should be different.
|
|
# You can use different suffix with basename for them. <backend_info1> denotes
|
|
# "number of frames" and <backend_info2> denotes "frame size"
|
|
#
|
|
# For INTER_VM/CHIP backend type, format will be:
|
|
# <backend_type> <endpoint_name> <backend_info1>
|
|
#
|
|
# For INTER_CHIP optional backend info is derive with below rule:
|
|
# <xfer_role><device_id>
|
|
# Both should be written as two digit decimal number.
|
|
# eg: device_id = 5, xfer_role = producer
|
|
# backend info: 0105
|
|
#
|
|
# For INTER_VM backend type, BACKEND_INFO1 denotes ivc queue number
|
|
#
|
|
# This is NvSciIpc CFG file for x86 machine, so only 3 backends are supported
|
|
# as of now : INTER_PROCESS, INTER_THREAD and INTER_CHIP
|
|
INTER_PROCESS ipc_test_0 ipc_test_1 64 1536
|
|
INTER_PROCESS ipc_test_a_0 ipc_test_a_1 64 1536
|
|
INTER_PROCESS ipc_test_b_0 ipc_test_b_1 64 1536
|
|
INTER_PROCESS ipc_test_c_0 ipc_test_c_1 64 1536
|
|
INTER_THREAD itc_test_0 itc_test_1 64 1536
|
|
INTER_THREAD nvscistream_itc_0 nvscistream_itc_1 64 1536
|
|
INTER_THREAD nvscibuf_itc_0 nvscibuf_itc_1 64 1536
|
|
INTER_PROCESS nvscistream_0 nvscistream_1 16 24576
|
|
INTER_PROCESS nvscistream_2 nvscistream_3 16 24576
|
|
INTER_PROCESS nvscistream_4 nvscistream_5 16 24576
|
|
INTER_PROCESS nvscistream_6 nvscistream_7 16 24576
|
|
INTER_PROCESS nvscisync_a_0 nvscisync_a_1 16 24576
|
|
INTER_PROCESS nvscisync_b_0 nvscisync_b_1 16 24576
|
|
INTER_PROCESS nvscisync_c_0 nvscisync_c_1 16 24576
|
|
INTER_PROCESS nvscisync_d_0 nvscisync_d_1 16 24576
|
|
INTER_PROCESS nvscibuf_ipc_A_B nvscibuf_ipc_B_A 16 24576
|
|
INTER_PROCESS nvscibuf_ipc_B_C nvscibuf_ipc_C_B 16 24576
|
|
INTER_PROCESS nvscibuf_ipc_A_D nvscibuf_ipc_D_A 16 24576
|
|
INTER_PROCESS nvscibuf_ipc_B_E nvscibuf_ipc_E_B 16 24576
|
|
INTER_PROCESS nvmap_sciipc_1 nvmap_sciipc_2 16 24576
|
|
INTER_PROCESS nvmap_sciipc_3 nvmap_sciipc_4 16 24576
|
|
INTER_CHIP nvscic2c_pcie_s0_c5_1 0000
|
|
INTER_CHIP nvscic2c_pcie_s0_c5_2 0000
|
|
INTER_CHIP nvscic2c_pcie_s0_c5_3 0000
|
|
INTER_CHIP nvscic2c_pcie_s0_c5_4 0000
|
|
INTER_CHIP nvscic2c_pcie_s0_c5_5 0000
|
|
INTER_CHIP nvscic2c_pcie_s0_c5_6 0000
|
|
INTER_CHIP nvscic2c_pcie_s0_c5_7 0000
|
|
INTER_CHIP nvscic2c_pcie_s0_c5_8 0000
|
|
INTER_CHIP nvscic2c_pcie_s0_c5_9 0000
|
|
INTER_CHIP nvscic2c_pcie_s0_c5_10 0000
|
|
INTER_CHIP nvscic2c_pcie_s0_c5_11 0000
|
|
INTER_CHIP nvscic2c_pcie_s0_c6_1 0000
|
|
INTER_CHIP nvscic2c_pcie_s0_c6_2 0000
|
|
INTER_CHIP nvscic2c_pcie_s0_c6_3 0000
|
|
INTER_CHIP nvscic2c_pcie_s0_c6_4 0000
|
|
INTER_CHIP nvscic2c_pcie_s0_c6_5 0000
|
|
INTER_CHIP nvscic2c_pcie_s0_c6_6 0000
|
|
INTER_CHIP nvscic2c_pcie_s0_c6_7 0000
|
|
INTER_CHIP nvscic2c_pcie_s0_c6_8 0000
|
|
INTER_CHIP nvscic2c_pcie_s0_c6_9 0000
|
|
INTER_CHIP nvscic2c_pcie_s0_c6_10 0000
|
|
INTER_CHIP nvscic2c_pcie_s0_c6_11 0000
|
|
INTER_CHIP egl_nvscic2c_5_prod 0105
|
|
INTER_CHIP egl_nvscic2c_5_cons 1005
|
|
INTER_CHIP egl_nvscic2c_6_prod 0106
|
|
INTER_CHIP egl_nvscic2c_6_cons 1006
|
|
INTER_CHIP egl_nvscic2c_7_prod 0107
|
|
INTER_CHIP egl_nvscic2c_7_cons 1007
|
|
INTER_CHIP egl_nvscic2c_8_prod 0108
|
|
INTER_CHIP egl_nvscic2c_8_cons 1008
|
|
INTER_CHIP egl_nvscic2c_9_prod 0109
|
|
INTER_CHIP egl_nvscic2c_9_cons 1009
|