/*
 * Copyright (c) 2020-2021, NVIDIA CORPORATION.  All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *  * Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *  * Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *  * Neither the name of NVIDIA CORPORATION nor the names of its
 *    contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS ``AS IS'' AND ANY
 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
 * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
 * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#include <sections/sections.h>
#include <vic/vic-asm.h>
#include <hw-config/vic-irqs.h>
#include <processor/irqs-lic.h>
#include <lic/sections-lic.h>

    .section    SECTION_STR_LIC_TEXT, "ax"
    .arm
    .syntax     unified

    /**
     * GPCLIC per channel interrupt handlers
     * GPCLIC_CHAN[0-7] should be defined by the soc includes
     */
    isr_addr LIC0_isr, LIC0_IRQ_CONTEXT, tegra_lic_irq_handler, INTERRUPT_LIC0
    isr_addr LIC1_isr, LIC1_IRQ_CONTEXT, tegra_lic_irq_handler, INTERRUPT_LIC1
    isr_addr LIC2_isr, LIC2_IRQ_CONTEXT, tegra_lic_irq_handler, INTERRUPT_LIC2
    isr_addr LIC3_isr, LIC3_IRQ_CONTEXT, tegra_lic_irq_handler, INTERRUPT_LIC3

    /**
     * Defines the portion of the ISR map array for GPCLIC
     */
    .section    SECTION_STR_VIC_ISRMAP_DATA, "a"

    isr_map_entry    INTERRUPT_LIC0, LIC0_isr
    isr_map_entry    INTERRUPT_LIC1, LIC1_isr
    isr_map_entry    INTERRUPT_LIC2, LIC2_isr
    isr_map_entry    INTERRUPT_LIC3, LIC3_isr

    .end
