nv-public: add new nv dtb files

In this commit:

1. The large platform overlays are being directly built into
   a new base "nv" dtb. The names of these new dtbs directly tracks the
   name of the upstream dtb that it extends. For an upstream dtb named
   <base>.dtb the new corresponding new file is named <base>-nv.dtb.

2. The source files for <base>-nv.dtb are located in the nv-soc/ and
   nv-platform/ files.  Those files originated in the overlay/
   directory but are moved to reflect that they are no longer part of
   an overlay.

This new layout seeks to simplify building and handling of dtb files
while retaining close compatibility with the upstream dts sources.

Bug 4290389

Change-Id: Ic812e8e16c5515bb3e17b99a23815a99f67c42a2
Signed-off-by: Brad Griffis <bgriffis@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/c/device/hardware/nvidia/t23x-public-dts/+/2996468
(cherry picked from commit ee6247a701)
Reviewed-on: https://git-master.nvidia.com/r/c/device/hardware/nvidia/t23x-public-dts/+/3002840
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>

nv-platform/tegra234-p3737-0000.dtsi

@@ -0,0 +1,134 @@
+// SPDX-License-Identifier: GPL-2.0-only
+// SPDX-FileCopyrightText: Copyright (c) 2022-2023, NVIDIA CORPORATION & AFFILIATES.  All rights reserved.
+
+/ {
+#ifndef REMOVE_FRAGMENT_SYNTAX
+	fragment-t234-p3737-0000@0 {
+		target-path = "/";
+		__overlay__ {
+#endif
+			bus@0 {
+				spi@3210000{ /* SPI1 in 40 pin conn */
+					spi@0 { /* chip select 0 */
+						compatible = "tegra-spidev";
+						reg = <0x0>;
+						spi-max-frequency = <50000000>;
+					};
+					spi@1 { /* chips select 1 */
+						compatible = "tegra-spidev";
+						reg = <0x1>;
+						spi-max-frequency = <50000000>;
+					};
+				};
+
+				spi@3230000{ /* SPI3 in 40 pin conn */
+					spi@0 { /* chip select 0 */
+						compatible = "tegra-spidev";
+						reg = <0x0>;
+						spi-max-frequency = <50000000>;
+					};
+					spi@1 { /* chips select 1 */
+						compatible = "tegra-spidev";
+						reg = <0x1>;
+						spi-max-frequency = <50000000>;
+					};
+				};
+
+				padctl@3520000 {
+					ports {
+						usb2-0 {
+							mode = "otg";
+							usb-role-switch;
+						};
+					};
+				};
+
+				aconnect@2900000 {
+					ahub@2900800 {
+						i2s@2901100 {
+							ports {
+								port@1 {
+									hdr40_snd_i2s_dap_ep: endpoint {
+									};
+								};
+							};
+						};
+					};
+				};
+
+				ethernet@6800000 {
+					nvidia,mac-addr-idx = <0>;
+					nvidia,max-platform-mtu = <16383>;
+					/* 1=enable, 0=disable */
+					nvidia,pause_frames = <1>;
+					phy-handle = <&mgbe0_aqr113c_phy>;
+					phy-mode = "10gbase-r";
+					/* 0:XFI 10G, 1:XFI 5G, 2:USXGMII 10G, 3:USXGMII 5G */
+					nvidia,phy-iface-mode = <0>;
+					nvidia,phy-reset-gpio = <&gpio TEGRA234_MAIN_GPIO(Y, 1) 0>;
+					nvidia,mdio_addr = <0>;
+
+					mdio {
+						compatible = "nvidia,eqos-mdio";
+						#address-cells = <1>;
+						#size-cells = <0>;
+
+						mgbe0_aqr113c_phy: phy@0 {
+							compatible = "ethernet-phy-ieee802.3-c45";
+							reg = <0x0>;
+							nvidia,phy-rst-pdelay-msec = <150>; /* msec */
+							nvidia,phy-rst-duration-usec = <221000>; /* usec */
+							interrupt-parent = <&gpio>;
+							interrupts = <TEGRA234_MAIN_GPIO(Y, 3) IRQ_TYPE_LEVEL_LOW>;
+						};
+					};
+				};
+			};
+
+			tegra_sound_graph: tegra_sound: sound {
+				compatible = "nvidia,tegra186-audio-graph-card",
+					     "nvidia,tegra186-ape";
+				clocks = <&bpmp TEGRA234_CLK_PLLA>,
+					 <&bpmp TEGRA234_CLK_PLLA_OUT0>,
+					 <&bpmp TEGRA234_CLK_AUD_MCLK>;
+				clock-names = "pll_a", "plla_out0", "extern1";
+				assigned-clocks = <&bpmp TEGRA234_CLK_AUD_MCLK>;
+				assigned-clock-parents = <&bpmp TEGRA234_CLK_PLLA_OUT0>;
+
+				nvidia-audio-card,name = "NVIDIA Jetson AGX Orin APE";
+
+				nvidia-audio-card,mclk-fs = <256>;
+
+				hdr40_snd_link_i2s: nvidia-audio-card,dai-link@77 { };
+			};
+
+			eeprom-manager {
+				data-size = <0x100>;
+				bus@0 {
+					i2c-bus = <&gen1_i2c>;
+					eeprom@1 {
+						slave-address = <0x56>;
+						label = "cvb";
+					};
+				};
+				bus@1 {
+					i2c-bus = <&cam_i2c>;
+					eeprom@0 {
+						slave-address = <0x54>;
+						label = "sensor0";
+					};
+					eeprom@1 {
+						slave-address = <0x57>;
+						label = "sensor1";
+					};
+					eeprom@2 {
+						slave-address = <0x52>;
+						label = "sensor2";
+					};
+				};
+			};
+#ifndef REMOVE_FRAGMENT_SYNTAX
+		};
+	};
+#endif
+};