mirror of
git://nv-tegra.nvidia.com/device/hardware/nvidia/t23x-public-dts.git
synced 2025-12-22 09:12:02 +03:00
tegra234.dtsi : Add ECAM register of PCIE
Add ECAM register entry in pcie nodes to match with mainline v6.3-rc5 to help the base DTSI to align with mainline. Bug 4057304 Change-Id: I6ebfbcd768dead5947ed80b589f5533db0c46986 Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/device/hardware/nvidia/t23x-public-dts/+/2896563 Reviewed-by: Ashish Singhal <ashishsingha@nvidia.com> Reviewed-by: Vidya Sagar <vidyas@nvidia.com> Tested-by: Vidya Sagar <vidyas@nvidia.com> GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com>
This commit is contained in:
committed by
mobile promotions
parent
2d55ddc131
commit
7905c373fe
@@ -2216,8 +2216,9 @@
|
||||
reg = <0x00 0x140a0000 0x0 0x00020000>, /* appl registers (128K) */
|
||||
<0x00 0x2a000000 0x0 0x00040000>, /* configuration space (256K) */
|
||||
<0x00 0x2a040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */
|
||||
<0x00 0x2a080000 0x0 0x00040000>; /* DBI reg space (256K) */
|
||||
reg-names = "appl", "config", "atu_dma", "dbi";
|
||||
<0x00 0x2a080000 0x0 0x00040000>, /* DBI reg space (256K) */
|
||||
<0x35 0x30000000 0x0 0x10000000>; /* ECAM (256MB) */
|
||||
reg-names = "appl", "config", "atu_dma", "dbi", "ecam";
|
||||
|
||||
#address-cells = <3>;
|
||||
#size-cells = <2>;
|
||||
@@ -2269,8 +2270,9 @@
|
||||
reg = <0x00 0x140c0000 0x0 0x00020000>, /* appl registers (128K) */
|
||||
<0x00 0x2c000000 0x0 0x00040000>, /* configuration space (256K) */
|
||||
<0x00 0x2c040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */
|
||||
<0x00 0x2c080000 0x0 0x00040000>; /* DBI reg space (256K) */
|
||||
reg-names = "appl", "config", "atu_dma", "dbi";
|
||||
<0x00 0x2c080000 0x0 0x00040000>, /* DBI reg space (256K) */
|
||||
<0x38 0x30000000 0x0 0x10000000>; /* ECAM (256MB) */
|
||||
reg-names = "appl", "config", "atu_dma", "dbi", "ecam";
|
||||
|
||||
#address-cells = <3>;
|
||||
#size-cells = <2>;
|
||||
@@ -2322,8 +2324,9 @@
|
||||
reg = <0x00 0x140e0000 0x0 0x00020000>, /* appl registers (128K) */
|
||||
<0x00 0x2e000000 0x0 0x00040000>, /* configuration space (256K) */
|
||||
<0x00 0x2e040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */
|
||||
<0x00 0x2e080000 0x0 0x00040000>; /* DBI reg space (256K) */
|
||||
reg-names = "appl", "config", "atu_dma", "dbi";
|
||||
<0x00 0x2e080000 0x0 0x00040000>, /* DBI reg space (256K) */
|
||||
<0x3b 0x30000000 0x0 0x10000000>; /* ECAM (256MB) */
|
||||
reg-names = "appl", "config", "atu_dma", "dbi", "ecam";
|
||||
|
||||
#address-cells = <3>;
|
||||
#size-cells = <2>;
|
||||
@@ -2369,7 +2372,7 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
pcie-ep@140e0000{
|
||||
pcie-ep@140e0000 {
|
||||
compatible = "nvidia,tegra234-pcie-ep";
|
||||
power-domains = <&bpmp TEGRA234_POWER_DOMAIN_PCIEX4CC>;
|
||||
reg = <0x00 0x140e0000 0x0 0x00020000>, /* appl registers (128K) */
|
||||
@@ -2413,8 +2416,9 @@
|
||||
reg = <0x00 0x14100000 0x0 0x00020000>, /* appl registers (128K) */
|
||||
<0x00 0x30000000 0x0 0x00040000>, /* configuration space (256K) */
|
||||
<0x00 0x30040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */
|
||||
<0x00 0x30080000 0x0 0x00040000>; /* DBI reg space (256K) */
|
||||
reg-names = "appl", "config", "atu_dma", "dbi";
|
||||
<0x00 0x30080000 0x0 0x00040000>, /* DBI reg space (256K) */
|
||||
<0x20 0xb0000000 0x0 0x10000000>; /* ECAM (256MB) */
|
||||
reg-names = "appl", "config", "atu_dma", "dbi", "ecam";
|
||||
|
||||
#address-cells = <3>;
|
||||
#size-cells = <2>;
|
||||
@@ -2466,8 +2470,9 @@
|
||||
reg = <0x00 0x14120000 0x0 0x00020000>, /* appl registers (128K) */
|
||||
<0x00 0x32000000 0x0 0x00040000>, /* configuration space (256K) */
|
||||
<0x00 0x32040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */
|
||||
<0x00 0x32080000 0x0 0x00040000>; /* DBI reg space (256K) */
|
||||
reg-names = "appl", "config", "atu_dma", "dbi";
|
||||
<0x00 0x32080000 0x0 0x00040000>, /* DBI reg space (256K) */
|
||||
<0x20 0xf0000000 0x0 0x10000000>; /* ECAM (256MB) */
|
||||
reg-names = "appl", "config", "atu_dma", "dbi", "ecam";
|
||||
|
||||
#address-cells = <3>;
|
||||
#size-cells = <2>;
|
||||
@@ -2519,8 +2524,9 @@
|
||||
reg = <0x00 0x14140000 0x0 0x00020000>, /* appl registers (128K) */
|
||||
<0x00 0x34000000 0x0 0x00040000>, /* configuration space (256K) */
|
||||
<0x00 0x34040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */
|
||||
<0x00 0x34080000 0x0 0x00040000>; /* DBI reg space (256K) */
|
||||
reg-names = "appl", "config", "atu_dma", "dbi";
|
||||
<0x00 0x34080000 0x0 0x00040000>, /* DBI reg space (256K) */
|
||||
<0x21 0x30000000 0x0 0x10000000>; /* ECAM (256MB) */
|
||||
reg-names = "appl", "config", "atu_dma", "dbi", "ecam";
|
||||
|
||||
#address-cells = <3>;
|
||||
#size-cells = <2>;
|
||||
@@ -2572,8 +2578,9 @@
|
||||
reg = <0x00 0x14160000 0x0 0x00020000>, /* appl registers (128K) */
|
||||
<0x00 0x36000000 0x0 0x00040000>, /* configuration space (256K) */
|
||||
<0x00 0x36040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */
|
||||
<0x00 0x36080000 0x0 0x00040000>; /* DBI reg space (256K) */
|
||||
reg-names = "appl", "config", "atu_dma", "dbi";
|
||||
<0x00 0x36080000 0x0 0x00040000>, /* DBI reg space (256K) */
|
||||
<0x24 0x30000000 0x0 0x10000000>; /* ECAM (256MB) */
|
||||
reg-names = "appl", "config", "atu_dma", "dbi", "ecam";
|
||||
|
||||
#address-cells = <3>;
|
||||
#size-cells = <2>;
|
||||
@@ -2625,8 +2632,9 @@
|
||||
reg = <0x00 0x14180000 0x0 0x00020000>, /* appl registers (128K) */
|
||||
<0x00 0x38000000 0x0 0x00040000>, /* configuration space (256K) */
|
||||
<0x00 0x38040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */
|
||||
<0x00 0x38080000 0x0 0x00040000>; /* DBI reg space (256K) */
|
||||
reg-names = "appl", "config", "atu_dma", "dbi";
|
||||
<0x00 0x38080000 0x0 0x00040000>, /* DBI reg space (256K) */
|
||||
<0x27 0x30000000 0x0 0x10000000>; /* ECAM (256MB) */
|
||||
reg-names = "appl", "config", "atu_dma", "dbi", "ecam";
|
||||
|
||||
#address-cells = <3>;
|
||||
#size-cells = <2>;
|
||||
@@ -2678,8 +2686,9 @@
|
||||
reg = <0x00 0x141a0000 0x0 0x00020000>, /* appl registers (128K) */
|
||||
<0x00 0x3a000000 0x0 0x00040000>, /* configuration space (256K) */
|
||||
<0x00 0x3a040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */
|
||||
<0x00 0x3a080000 0x0 0x00040000>; /* DBI reg space (256K) */
|
||||
reg-names = "appl", "config", "atu_dma", "dbi";
|
||||
<0x00 0x3a080000 0x0 0x00040000>, /* DBI reg space (256K) */
|
||||
<0x2b 0x30000000 0x0 0x10000000>; /* ECAM (256MB) */
|
||||
reg-names = "appl", "config", "atu_dma", "dbi", "ecam";
|
||||
|
||||
#address-cells = <3>;
|
||||
#size-cells = <2>;
|
||||
@@ -2769,8 +2778,9 @@
|
||||
reg = <0x00 0x141c0000 0x0 0x00020000>, /* appl registers (128K) */
|
||||
<0x00 0x3c000000 0x0 0x00040000>, /* configuration space (256K) */
|
||||
<0x00 0x3c040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */
|
||||
<0x00 0x3c080000 0x0 0x00040000>; /* DBI reg space (256K) */
|
||||
reg-names = "appl", "config", "atu_dma", "dbi";
|
||||
<0x00 0x3c080000 0x0 0x00040000>, /* DBI reg space (256K) */
|
||||
<0x2e 0x30000000 0x0 0x10000000>; /* ECAM (256MB) */
|
||||
reg-names = "appl", "config", "atu_dma", "dbi", "ecam";
|
||||
|
||||
#address-cells = <3>;
|
||||
#size-cells = <2>;
|
||||
@@ -2860,8 +2870,9 @@
|
||||
reg = <0x00 0x141e0000 0x0 0x00020000>, /* appl registers (128K) */
|
||||
<0x00 0x3e000000 0x0 0x00040000>, /* configuration space (256K) */
|
||||
<0x00 0x3e040000 0x0 0x00040000>, /* iATU_DMA reg space (256K) */
|
||||
<0x00 0x3e080000 0x0 0x00040000>; /* DBI reg space (256K) */
|
||||
reg-names = "appl", "config", "atu_dma", "dbi";
|
||||
<0x00 0x3e080000 0x0 0x00040000>, /* DBI reg space (256K) */
|
||||
<0x32 0x30000000 0x0 0x10000000>; /* ECAM (256MB) */
|
||||
reg-names = "appl", "config", "atu_dma", "dbi", "ecam";
|
||||
|
||||
#address-cells = <3>;
|
||||
#size-cells = <2>;
|
||||
@@ -2907,7 +2918,7 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
pcie-ep@141e0000{
|
||||
pcie-ep@141e0000 {
|
||||
compatible = "nvidia,tegra234-pcie-ep";
|
||||
power-domains = <&bpmp TEGRA234_POWER_DOMAIN_PCIEX8B>;
|
||||
reg = <0x00 0x141e0000 0x0 0x00020000>, /* appl registers (128K) */
|
||||
|
||||
Reference in New Issue
Block a user