nv-tegra-mirror/t23x-public-dts
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/device/hardware/nvidia/t23x-public-dts.git synced 2025-12-22 09:12:02 +03:00
Code Issues Packages Projects Releases Wiki Activity

concord: dts: Fix DMIC3 pinmux config for hdr40

Browse Source 
DMIC3 pin configuration for CLK and DAT are interchanged in the 40 pin
header dts file. Fix this issue for DMIC functionality to work.

Bug 4068355

Change-Id: I2acdbd8f6ad3ee44f144448f697e7285f4d3ee48
Signed-off-by: Mohan Kumar <mkumard@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/c/device/hardware/nvidia/platform/t23x/concord-dts/+/2886786
(cherry picked from commit 875d5ea60e29e66eec4147423bf0fba6edc0f736)
Reviewed-on: https://git-master.nvidia.com/r/c/device/hardware/nvidia/platform/t23x/concord-dts/+/2896914
Reviewed-by: Asha Talambedu <atalambedu@nvidia.com>
Reviewed-by: Sharad Gupta <sharadg@nvidia.com>
This commit is contained in:
Mohan Kumar
2023-04-12 16:57:02 +05:30
committed by Laxman Dewangan
parent bb8deb8096
commit 952d12bdb3
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
overlay/tegra234-p3737-0000+p3701-0000-hdr40.dts
View File

@@ -85,14 +85,14 @@
nvidia,enable-input = <TEGRA_PIN_DISABLE>; nvidia,enable-input = <TEGRA_PIN_DISABLE>;
}; };
hdr40-pin16a { hdr40-pin16a {
nvidia,pins = "can1_stb_pbb0"; nvidia,pins = "can1_en_pbb1";
nvidia,function = "dmic3"; nvidia,function = "dmic3";
nvidia,pin-label = "dmic3_dat"; nvidia,pin-label = "dmic3_dat";
nvidia,tristate = <TEGRA_PIN_ENABLE>; nvidia,tristate = <TEGRA_PIN_ENABLE>;
nvidia,enable-input = <TEGRA_PIN_ENABLE>; nvidia,enable-input = <TEGRA_PIN_ENABLE>;
}; };
hdr40-pin16b { hdr40-pin16b {
nvidia,pins = "can1_stb_pbb0"; nvidia,pins = "can1_en_pbb1";
nvidia,function = "dmic5"; nvidia,function = "dmic5";
nvidia,pin-label = "dmic5_dat"; nvidia,pin-label = "dmic5_dat";
nvidia,tristate = <TEGRA_PIN_ENABLE>; nvidia,tristate = <TEGRA_PIN_ENABLE>;
@@ -161,14 +161,14 @@
nvidia,enable-input = <TEGRA_PIN_DISABLE>; nvidia,enable-input = <TEGRA_PIN_DISABLE>;
}; };
hdr40-pin32a { hdr40-pin32a {
nvidia,pins = "can1_en_pbb1"; nvidia,pins = "can1_stb_pbb0";
nvidia,function = "dmic3"; nvidia,function = "dmic3";
nvidia,pin-label = "dmic3_clk"; nvidia,pin-label = "dmic3_clk";
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;
nvidia,enable-input = <TEGRA_PIN_DISABLE>; nvidia,enable-input = <TEGRA_PIN_DISABLE>;
}; };
hdr40-pin32b { hdr40-pin32b {
nvidia,pins = "can1_en_pbb1"; nvidia,pins = "can1_stb_pbb0";
nvidia,function = "dmic5"; nvidia,function = "dmic5";
nvidia,pin-label = "dmic5_clk"; nvidia,pin-label = "dmic5_clk";
nvidia,tristate = <TEGRA_PIN_DISABLE>; nvidia,tristate = <TEGRA_PIN_DISABLE>;