mirror of
git://nv-tegra.nvidia.com/device/hardware/nvidia/t23x-public-dts.git
synced 2025-12-22 09:12:02 +03:00
8f0cbdad83
These preprocessor conditionals were a temporary step to facilitate step by step reviews. Remove them and fix indentation. Bug 4290389 Change-Id: Iecdbdf1869bec00538530d59420622d8563a116a Signed-off-by: Brad Griffis <bgriffis@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/device/hardware/nvidia/t23x-public-dts/+/3000004 Reviewed-by: svcacv <svcacv@nvidia.com> Reviewed-by: Gautham Srinivasan <gauthams@nvidia.com> GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com>
106 lines
2.8 KiB
Devicetree
106 lines
2.8 KiB
Devicetree
// SPDX-License-Identifier: GPL-2.0-only
|
|
// SPDX-FileCopyrightText: Copyright (c) 2023, NVIDIA CORPORATION & AFFILIATES. All rights reserved.
|
|
|
|
#include <dt-bindings/mailbox/tegra186-hsp.h>
|
|
#include <dt-bindings/memory/tegra234-mc.h>
|
|
|
|
/ {
|
|
reserved-memory {
|
|
fsicom_resv: reservation-fsicom {
|
|
iommu-addresses = <&fsiccplex_com 0x0 0x0 0x0 0xf0000000>,
|
|
<&fsiccplex_com 0x0 0xf1000000 0xffffffff 0x0effffff>;
|
|
};
|
|
};
|
|
|
|
fsiccplex_com:fsicom_client {
|
|
compatible = "nvidia,tegra234-fsicom-client";
|
|
mboxes =
|
|
<&hsp_top2 (TEGRA_HSP_MBOX_TYPE_SM | TEGRA_HSP_MBOX_TYPE_SM_128BIT) TEGRA_HSP_SM_TX(2)>,
|
|
<&hsp_top2 (TEGRA_HSP_MBOX_TYPE_SM | TEGRA_HSP_MBOX_TYPE_SM_128BIT) TEGRA_HSP_SM_RX(1)>;
|
|
mbox-names = "fsi-tx", "fsi-rx";
|
|
iommus = <&smmu_niso1 TEGRA234_SID_FSI>;
|
|
memory-region = <&fsicom_resv>;
|
|
dma-coherent;
|
|
status = "disabled";
|
|
};
|
|
|
|
safetyservices_epl_client {
|
|
compatible = "nvidia,tegra234-epl-client";
|
|
mboxes = <&hsp_top2 (TEGRA_HSP_MBOX_TYPE_SM | TEGRA_HSP_MBOX_TYPE_SM_128BIT) TEGRA_HSP_SM_TX(0)>;
|
|
mbox-names = "epl-tx";
|
|
reg = <0x0 0x00110000 0x0 0x4>,
|
|
<0x0 0x00110004 0x0 0x4>,
|
|
<0x0 0x00120000 0x0 0x4>,
|
|
<0x0 0x00120004 0x0 0x4>,
|
|
<0x0 0x00130000 0x0 0x4>,
|
|
<0x0 0x00130004 0x0 0x4>,
|
|
<0x0 0x00140000 0x0 0x4>,
|
|
<0x0 0x00140004 0x0 0x4>,
|
|
<0x0 0x00150000 0x0 0x4>,
|
|
<0x0 0x00150004 0x0 0x4>,
|
|
<0x0 0x024e0038 0x0 0x4>;
|
|
|
|
/* Device driver's name for reporting errors via MISCREG_MISC_EC_ERR0_SW_ERR_CODE_0 */
|
|
client-misc-sw-generic-err0 = "fsicom_client";
|
|
/* Device driver's name for reporting errors via MISCREG_MISC_EC_ERR1_SW_ERR_CODE_0 */
|
|
client-misc-sw-generic-err1 = "gk20b";
|
|
/* Device driver's name for reporting errors via MISCREG_MISC_EC_ERR3_SW_ERR_CODE_0 */
|
|
client-misc-sw-generic-err3 = "gk20d";
|
|
/* Device driver's name for reporting errors via MISCREG_MISC_EC_ERR4_SW_ERR_CODE_0 */
|
|
client-misc-sw-generic-err4 = "gk20e";
|
|
status = "disabled";
|
|
};
|
|
|
|
FsiComIvc {
|
|
compatible = "nvidia,tegra-fsicom-channels";
|
|
status = "disabled";
|
|
nChannel = <7>;
|
|
channel_0 {
|
|
frame-count = <4>;
|
|
frame-size = <1024>;
|
|
NvSciCh = "nvfsicom_EPD";
|
|
};
|
|
|
|
channel_1 {
|
|
frame-count = <30>;
|
|
frame-size = <64>;
|
|
NvSciCh = "nvfsicom_CcplexApp";
|
|
};
|
|
|
|
channel_2 {
|
|
frame-count = <4>;
|
|
frame-size = <64>;
|
|
NvSciCh = "nvfsicom_CcplexApp_state_change";
|
|
};
|
|
|
|
channel_3 {
|
|
frame-count = <4>;
|
|
frame-size = <64>;
|
|
NvSciCh = "nvfsicom_app1";
|
|
};
|
|
|
|
channel_4 {
|
|
frame-count = <2>;
|
|
frame-size = <512>;
|
|
NvSciCh = "nvfsicom_app2";
|
|
};
|
|
|
|
channel_5 {
|
|
frame-count = <4>;
|
|
frame-size = <64>;
|
|
NvSciCh = "nvfsicom_appGR";
|
|
};
|
|
|
|
channel_6 {
|
|
frame-count = <4>;
|
|
frame-size = <10240>;
|
|
};
|
|
};
|
|
|
|
FsiComClientChConfigEpd {
|
|
compatible = "nvidia,tegra-fsicom-EPD";
|
|
status = "disabled";
|
|
channelid_list = <0>;
|
|
};
|
|
};
|