mirror of
git://nv-tegra.nvidia.com/device/hardware/nvidia/t23x-public-dts.git
synced 2025-12-22 09:12:02 +03:00
10d83fe683
Add jetson-io support for configuring camera 122pin connector. Bug 4316763 Change-Id: I5e438e81d92b40beb482c7803865d3fe69078b92 Reviewed-on: https://git-master.nvidia.com/r/c/device/hardware/nvidia/t23x-public-dts/+/3020356 Tested-by: Praveen AC <pac@nvidia.com> Reviewed-by: Praveen AC <pac@nvidia.com> Reviewed-by: Viswanath L <viswanathl@nvidia.com> Reviewed-by: Narendra Kondapalli <nkondapalli@nvidia.com> Reviewed-by: Ankur Pawar <ankurp@nvidia.com> Reviewed-by: Bibek Basu <bbasu@nvidia.com> GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com>
110 lines
2.9 KiB
Devicetree
110 lines
2.9 KiB
Devicetree
// SPDX-License-Identifier: GPL-2.0-only
|
|
// SPDX-FileCopyrightText: Copyright (c) 2023, NVIDIA CORPORATION & AFFILIATES. All rights reserved.
|
|
/*
|
|
* Device-tree overlay for tegra234-p3740-0002-p3701-0008 CSI Camera Connector.
|
|
*/
|
|
|
|
/dts-v1/;
|
|
/plugin/;
|
|
|
|
#include <dt-bindings/pinctrl/pinctrl-tegra.h>
|
|
#include <dt-bindings/tegra234-p3740-0002-p3701-0008.h>
|
|
|
|
/ {
|
|
overlay-name = "Jetson 122pin CSI Connector";
|
|
compatible = JETSON_COMPATIBLE;
|
|
|
|
p3740-0002_p3701-0008-csi@0 {
|
|
target = <&pinmux>;
|
|
__overlay__ {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&jetson_io_pinmux>;
|
|
jetson_io_pinmux: exp-header-pinmux {
|
|
csi-pin75 {
|
|
nvidia,pins = "cam_i2c_scl_pp2";
|
|
};
|
|
csi-pin76a {
|
|
nvidia,pins = "spi5_cs0_pac3";
|
|
nvidia,function = "i2s3";
|
|
nvidia,pin-label = "i2s3_fs";
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
csi-pin76b {
|
|
nvidia,pins = "spi5_cs0_pac3";
|
|
nvidia,function = "dmic2";
|
|
nvidia,pin-label = "dmic2_clk";
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
csi-pin77 {
|
|
nvidia,pins = "cam_i2c_sda_pp3";
|
|
};
|
|
csi-pin90a{
|
|
nvidia,pins = "spi5_sck_pac0";
|
|
nvidia,function = "i2s3";
|
|
nvidia,pin-label = "i2s3_sclk";
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
csi-pin90b {
|
|
nvidia,pins = "spi5_sck_pac0";
|
|
nvidia,function = "dspk0";
|
|
nvidia,pin-label = "dspk0_dat";
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
csi-pin92a {
|
|
nvidia,pins = "spi5_miso_pac1";
|
|
nvidia,function = "i2s3";
|
|
nvidia,pin-label = "i2s3_dout";
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
csi-pin92b {
|
|
nvidia,pins = "spi5_miso_pac1";
|
|
nvidia,function = "dspk0";
|
|
nvidia,pin-label = "dspk0_clk";
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
csi-pin96a {
|
|
nvidia,pins = "spi5_mosi_pac2";
|
|
nvidia,function = "i2s3";
|
|
nvidia,pin-label="i2s3_din";
|
|
nvidia,tristate = <TEGRA_PIN_ENABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
csi-pin96b {
|
|
nvidia,pins = "spi5_mosi_pac2";
|
|
nvidia,function = "dmic2";
|
|
nvidia,pin-label="dmic2_dat";
|
|
nvidia,tristate = <TEGRA_PIN_ENABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
csi-pin105 {
|
|
nvidia,pins = "dp_aux_ch3_p_pn7";
|
|
};
|
|
csi-pin107 {
|
|
nvidia,pins = "dp_aux_ch3_n_pn0";
|
|
};
|
|
};
|
|
};
|
|
};
|
|
fragment@1 {
|
|
target = <&pinmux_aon>;
|
|
__overlay__ {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&jetson_io_pinmux_aon>;
|
|
jetson_io_pinmux_aon: exp-header-pinmux {
|
|
csi-pin87 {
|
|
nvidia,pins = "gen2_i2c_scl_pcc7";
|
|
};
|
|
csi-pin89 {
|
|
nvidia,pins = "gen2_i2c_sda_pdd0";
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|