mirror of
git://nv-tegra.nvidia.com/device/hardware/nvidia/t23x-public-dts.git
synced 2025-12-22 09:12:02 +03:00
2f14d2d18f
In this commit:
1. The large platform overlays are being directly built into
a new base "nv" dtb. The names of these new dtbs directly tracks the
name of the upstream dtb that it extends. For an upstream dtb named
<base>.dtb the new corresponding new file is named <base>-nv.dtb.
2. The source files for <base>-nv.dtb are located in the nv-soc/ and
nv-platform/ files. Those files originated in the overlay/
directory but are moved to reflect that they are no longer part of
an overlay.
This new layout seeks to simplify building and handling of dtb files
while retaining close compatibility with the upstream dts sources.
Bug 4290389
Change-Id: Ic812e8e16c5515bb3e17b99a23815a99f67c42a2
Signed-off-by: Brad Griffis <bgriffis@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/c/device/hardware/nvidia/t23x-public-dts/+/2996468
(cherry picked from commit ee6247a701)
Reviewed-on: https://git-master.nvidia.com/r/c/device/hardware/nvidia/t23x-public-dts/+/3002840
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
484 lines
15 KiB
Devicetree
484 lines
15 KiB
Devicetree
// SPDX-License-Identifier: GPL-2.0-only
|
|
// SPDX-FileCopyrightText: Copyright (c) 2022-2023, NVIDIA CORPORATION & AFFILIATES. All rights reserved.
|
|
|
|
/dts-v1/;
|
|
/plugin/;
|
|
|
|
#include <dt-bindings/clock/tegra234-clock.h>
|
|
#include <dt-bindings/gpio/tegra234-gpio.h>
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
#include <dt-bindings/memory/tegra234-mc.h>
|
|
#include <dt-bindings/power/tegra234-powergate.h>
|
|
#include <dt-bindings/reset/tegra234-reset.h>
|
|
#include "nv-soc/tegra234-soc-display-overlay.dtsi"
|
|
#include "nv-platform/tegra234-dcb-p3737-0000-p3701-0000.dtsi"
|
|
|
|
/ {
|
|
overlay-name = "Tegra234 Jetson Overlay";
|
|
compatible = "nvidia,tegra234";
|
|
|
|
fragment@0 {
|
|
target-path = "/bus@0/host1x@13e00000";
|
|
__overlay__ {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
reg = <0x0 0x13e00000 0x0 0x10000>,
|
|
<0x0 0x13e10000 0x0 0x10000>,
|
|
<0x0 0x13e40000 0x0 0x10000>,
|
|
<0x0 0x13ef0000 0x0 0x60000>;
|
|
reg-names = "common", "hypervisor", "vm", "actmon";
|
|
clocks = <&bpmp TEGRA234_CLK_HOST1X>,
|
|
<&bpmp TEGRA234_CLK_ACTMON>;
|
|
clock-names = "host1x", "actmon";
|
|
|
|
interrupt-parent = <&gic>;
|
|
|
|
ranges = <0x0 0x14800000 0x0 0x14800000 0x0 0x02000000>,
|
|
<0x0 0x24700000 0x0 0x24700000 0x0 0x00080000>;
|
|
|
|
nvjpg@15380000 {
|
|
compatible = "nvidia,tegra234-nvjpg";
|
|
reg = <0x0 0x15380000 0x0 0x00040000>;
|
|
clocks = <&bpmp TEGRA234_CLK_NVJPG>;
|
|
clock-names = "nvjpg";
|
|
resets = <&bpmp TEGRA234_RESET_NVJPG>;
|
|
reset-names = "nvjpg";
|
|
|
|
power-domains = <&bpmp TEGRA234_POWER_DOMAIN_NVJPGA>;
|
|
interconnects = <&mc TEGRA234_MEMORY_CLIENT_NVJPGSRD &emc>,
|
|
<&mc TEGRA234_MEMORY_CLIENT_NVJPGSWR &emc>;
|
|
interconnect-names = "dma-mem", "write";
|
|
iommus = <&smmu_niso1 TEGRA234_SID_NVJPG>;
|
|
dma-coherent;
|
|
|
|
nvidia,host1x-class = <0xc0>;
|
|
};
|
|
|
|
nvdec@15480000 {
|
|
compatible = "nvidia,tegra234-nvdec";
|
|
reg = <0x0 0x15480000 0x0 0x00040000>;
|
|
clocks = <&bpmp TEGRA234_CLK_NVDEC>,
|
|
<&bpmp TEGRA234_CLK_FUSE>,
|
|
<&bpmp TEGRA234_CLK_TSEC_PKA>;
|
|
clock-names = "nvdec", "fuse", "tsec_pka";
|
|
resets = <&bpmp TEGRA234_RESET_NVDEC>;
|
|
reset-names = "nvdec";
|
|
power-domains = <&bpmp TEGRA234_POWER_DOMAIN_NVDEC>;
|
|
interconnects = <&mc TEGRA234_MEMORY_CLIENT_NVDECSRD &emc>,
|
|
<&mc TEGRA234_MEMORY_CLIENT_NVDECSWR &emc>;
|
|
interconnect-names = "dma-mem", "write";
|
|
iommus = <&smmu_niso1 TEGRA234_SID_NVDEC>;
|
|
dma-coherent;
|
|
|
|
nvidia,memory-controller = <&mc>;
|
|
status = "okay";
|
|
};
|
|
|
|
nvenc@154c0000 {
|
|
compatible = "nvidia,tegra234-nvenc";
|
|
reg = <0x0 0x154c0000 0x0 0x00040000>;
|
|
clocks = <&bpmp TEGRA234_CLK_NVENC>;
|
|
clock-names = "nvenc";
|
|
resets = <&bpmp TEGRA234_RESET_NVENC>;
|
|
reset-names = "nvenc";
|
|
|
|
power-domains = <&bpmp TEGRA234_POWER_DOMAIN_NVENC>;
|
|
interconnects = <&mc TEGRA234_MEMORY_CLIENT_NVENCSRD &emc>,
|
|
<&mc TEGRA234_MEMORY_CLIENT_NVENCSWR &emc>;
|
|
interconnect-names = "dma-mem", "write";
|
|
iommus = <&smmu_niso0 TEGRA234_SID_NVENC>;
|
|
dma-coherent;
|
|
};
|
|
|
|
nvjpg@15540000 {
|
|
compatible = "nvidia,tegra234-nvjpg";
|
|
reg = <0x0 0x15540000 0x0 0x00040000>;
|
|
clocks = <&bpmp TEGRA234_CLK_NVJPG1>;
|
|
clock-names = "nvjpg";
|
|
resets = <&bpmp TEGRA234_RESET_NVJPG1>;
|
|
reset-names = "nvjpg";
|
|
|
|
power-domains = <&bpmp TEGRA234_POWER_DOMAIN_NVJPGB>;
|
|
interconnects = <&mc TEGRA234_MEMORY_CLIENT_NVJPG1SRD &emc>,
|
|
<&mc TEGRA234_MEMORY_CLIENT_NVJPG1SWR &emc>;
|
|
interconnect-names = "dma-mem", "write";
|
|
iommus = <&smmu_niso0 TEGRA234_SID_NVJPG1>;
|
|
dma-coherent;
|
|
|
|
nvidia,host1x-class = <0x07>;
|
|
};
|
|
|
|
nvdla0: nvdla0@15880000 {
|
|
compatible = "nvidia,tegra234-nvdla";
|
|
power-domains = <&bpmp TEGRA234_POWER_DOMAIN_DLAA>;
|
|
reg = <0x0 0x15880000 0x0 0x00040000>;
|
|
interrupts = <GIC_SPI 236 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
resets = <&bpmp TEGRA234_RESET_DLA0>;
|
|
clocks = <&bpmp TEGRA234_CLK_DLA0_CORE>,
|
|
<&bpmp TEGRA234_CLK_DLA0_FALCON>;
|
|
clock-names = "nvdla0", "nvdla0_flcn";
|
|
|
|
interconnects = <&mc TEGRA234_MEMORY_CLIENT_DLA0RDA &emc>,
|
|
<&mc TEGRA234_MEMORY_CLIENT_DLA0FALRDB &emc>,
|
|
<&mc TEGRA234_MEMORY_CLIENT_DLA0WRA &emc>,
|
|
<&mc TEGRA234_MEMORY_CLIENT_DLA0FALWRB &emc>;
|
|
interconnect-names = "dma-mem", "read-1", "write", "write-1";
|
|
iommus = <&smmu_niso1 TEGRA234_SID_NVDLA0>;
|
|
dma-coherent;
|
|
status = "okay";
|
|
};
|
|
|
|
nvdla1: nvdla1@158c0000 {
|
|
compatible = "nvidia,tegra234-nvdla";
|
|
power-domains = <&bpmp TEGRA234_POWER_DOMAIN_DLAB>;
|
|
reg = <0x0 0x158c0000 0x0 0x00040000>;
|
|
interrupts = <GIC_SPI 237 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
resets = <&bpmp TEGRA234_RESET_DLA1>;
|
|
clocks = <&bpmp TEGRA234_CLK_DLA1_CORE>,
|
|
<&bpmp TEGRA234_CLK_DLA1_FALCON>;
|
|
clock-names = "nvdla1", "nvdla1_flcn";
|
|
|
|
interconnects = <&mc TEGRA234_MEMORY_CLIENT_DLA1RDA &emc>,
|
|
<&mc TEGRA234_MEMORY_CLIENT_DLA1FALRDB &emc>,
|
|
<&mc TEGRA234_MEMORY_CLIENT_DLA1WRA &emc>,
|
|
<&mc TEGRA234_MEMORY_CLIENT_DLA1FALWRB &emc>;
|
|
interconnect-names = "dma-mem", "read-1", "write", "write-1";
|
|
iommus = <&smmu_niso0 TEGRA234_SID_NVDLA1>;
|
|
dma-coherent;
|
|
status = "okay";
|
|
};
|
|
|
|
ofa@15a50000 {
|
|
compatible = "nvidia,tegra234-ofa";
|
|
reg = <0x0 0x15a50000 0x0 0x00040000>;
|
|
clocks = <&bpmp TEGRA234_CLK_OFA>;
|
|
clock-names = "ofa";
|
|
resets = <&bpmp TEGRA234_RESET_OFA>;
|
|
reset-names = "ofa";
|
|
|
|
power-domains = <&bpmp TEGRA234_POWER_DOMAIN_OFA>;
|
|
interconnects = <&mc TEGRA234_MEMORY_CLIENT_OFAR &emc>,
|
|
<&mc TEGRA234_MEMORY_CLIENT_OFAW &emc>;
|
|
interconnect-names = "dma-mem", "write";
|
|
iommus = <&smmu_niso0 TEGRA234_SID_OFA>;
|
|
dma-coherent;
|
|
};
|
|
|
|
pva0: pva0@16000000 {
|
|
compatible = "nvidia,tegra234-pva";
|
|
power-domains = <&bpmp TEGRA234_POWER_DOMAIN_PVA>;
|
|
reg = <0x0 0x16000000 0x0 0x800000>,
|
|
<0x0 0x24700000 0x0 0x080000>;
|
|
interrupts = <0 234 0x04>,
|
|
<0 432 0x04>,
|
|
<0 433 0x04>,
|
|
<0 434 0x04>,
|
|
<0 435 0x04>,
|
|
<0 436 0x04>,
|
|
<0 437 0x04>,
|
|
<0 438 0x04>,
|
|
<0 439 0x04>;
|
|
resets = <&bpmp TEGRA234_RESET_PVA0_ALL>;
|
|
clocks = <&bpmp TEGRA234_CLK_PVA0_CPU_AXI>,
|
|
<&bpmp TEGRA234_CLK_NAFLL_PVA0_VPS>,
|
|
<&bpmp TEGRA234_CLK_PVA0_VPS>;
|
|
clock-names = "axi", "vps0", "vps1";
|
|
|
|
iommus = <&smmu_niso1 TEGRA234_SID_PVA0>;
|
|
dma-coherent;
|
|
status = "okay";
|
|
|
|
pva0_ctx0n1: pva0_niso1_ctx0 {
|
|
compatible = "nvidia,pva-tegra186-iommu-context";
|
|
iommus = <&smmu_niso1 TEGRA234_SID_PVA0_VM0>;
|
|
dma-coherent;
|
|
status = "okay";
|
|
};
|
|
|
|
pva0_ctx1n1: pva0_niso1_ctx1 {
|
|
compatible = "nvidia,pva-tegra186-iommu-context";
|
|
iommus = <&smmu_niso1 TEGRA234_SID_PVA0_VM1>;
|
|
dma-coherent;
|
|
status = "okay";
|
|
};
|
|
|
|
pva0_ctx2n1: pva0_niso1_ctx2 {
|
|
compatible = "nvidia,pva-tegra186-iommu-context";
|
|
iommus = <&smmu_niso1 TEGRA234_SID_PVA0_VM2>;
|
|
dma-coherent;
|
|
status = "okay";
|
|
};
|
|
|
|
pva0_ctx3n1: pva0_niso1_ctx3 {
|
|
compatible = "nvidia,pva-tegra186-iommu-context";
|
|
iommus = <&smmu_niso1 TEGRA234_SID_PVA0_VM3>;
|
|
dma-coherent;
|
|
status = "okay";
|
|
};
|
|
|
|
pva0_ctx4n1: pva0_niso1_ctx4 {
|
|
compatible = "nvidia,pva-tegra186-iommu-context";
|
|
iommus = <&smmu_niso1 TEGRA234_SID_PVA0_VM4>;
|
|
dma-coherent;
|
|
status = "okay";
|
|
};
|
|
|
|
pva0_ctx5n1: pva0_niso1_ctx5 {
|
|
compatible = "nvidia,pva-tegra186-iommu-context";
|
|
iommus = <&smmu_niso1 TEGRA234_SID_PVA0_VM5>;
|
|
dma-coherent;
|
|
status = "okay";
|
|
};
|
|
|
|
pva0_ctx6n1: pva0_niso1_ctx6 {
|
|
compatible = "nvidia,pva-tegra186-iommu-context";
|
|
iommus = <&smmu_niso1 TEGRA234_SID_PVA0_VM6>;
|
|
dma-coherent;
|
|
status = "okay";
|
|
};
|
|
|
|
pva0_ctx7n1: pva0_niso1_ctx7 {
|
|
compatible = "nvidia,pva-tegra186-iommu-context";
|
|
iommus = <&smmu_niso1 TEGRA234_SID_PVA0_VM7>;
|
|
dma-coherent;
|
|
status = "okay";
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@1 {
|
|
target-path = "/bus@0";
|
|
__overlay__ {
|
|
gpu@17000000 {
|
|
compatible = "nvidia,ga10b";
|
|
reg = <0x0 0x17000000 0x0 0x01000000>,
|
|
<0x0 0x18000000 0x0 0x01000000>,
|
|
<0x0 0x03b41000 0x0 0x00001000>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "stall0", "stall1", "stall2", "nonstall";
|
|
power-domains = <&bpmp TEGRA234_POWER_DOMAIN_GPU>;
|
|
interconnects = <&mc TEGRA234_MEMORY_CLIENT_NVL1R &emc>,
|
|
<&mc TEGRA234_MEMORY_CLIENT_NVL1W &emc>;
|
|
interconnect-names = "dma-mem", "write";
|
|
clocks = <&bpmp TEGRA234_CLK_GPUSYS>,
|
|
<&bpmp TEGRA234_CLK_GPC0CLK>,
|
|
<&bpmp TEGRA234_CLK_GPC1CLK>;
|
|
clock-names = "sysclk", "gpc0clk", "gpc1clk";
|
|
resets = <&bpmp TEGRA234_RESET_GPU>;
|
|
dma-coherent;
|
|
|
|
nvidia,bpmp = <&bpmp>;
|
|
|
|
status = "okay";
|
|
};
|
|
|
|
tachometer@39c0000 {
|
|
compatible = "nvidia,pwm-tegra234-tachometer";
|
|
reg = <0x0 0x039c0000 0x0 0x10>;
|
|
interrupts = <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>;
|
|
#pwm-cells = <2>;
|
|
clocks = <&bpmp TEGRA234_CLK_TACH0>;
|
|
clock-names = "tach";
|
|
resets = <&bpmp TEGRA234_RESET_TACH0>;
|
|
reset-names = "tach";
|
|
pulse-per-rev = <2>;
|
|
capture-window-length = <2>;
|
|
upper-threshold = <0xfffff>;
|
|
lower-threshold = <0x0>;
|
|
status = "okay";
|
|
};
|
|
|
|
ethernet@6800000 {
|
|
reg = <0x0 0x06800000 0x0 0x10000>, /* HV base */
|
|
<0x0 0x06810000 0x0 0x10000>, /* MGBE base */
|
|
<0x0 0x068a0000 0x0 0x10000>, /* XPCS base */
|
|
<0x0 0x068d0000 0x0 0x10000>; /* MACsec RM base */
|
|
reg-names = "hypervisor", "mac", "xpcs", "macsec-base";
|
|
interrupts = <0 384 0x4>, /* common */
|
|
<0 385 0x4>, /* vm0 */
|
|
<0 386 0x4>, /* vm1 */
|
|
<0 387 0x4>, /* vm2 */
|
|
<0 388 0x4>, /* vm3 */
|
|
<0 389 0x4>, /* vm4 */
|
|
<0 390 0x4>, /* MACsec non-secure intr */
|
|
<0 391 0x4>; /* MACsec secure intr */
|
|
interrupt-names = "common", "vm0", "vm1", "vm2", "vm3", "vm4",
|
|
"macsec-ns-irq", "macsec-s-irq";
|
|
resets = <&bpmp TEGRA234_RESET_MGBE0_MAC>,
|
|
<&bpmp TEGRA234_RESET_MGBE0_PCS>,
|
|
<&bpmp TEGRA234_RESET_MGBE0_MACSEC>; /* MACsec non-secure reset */
|
|
reset-names = "mac", "pcs", "macsec_ns_rst";
|
|
clocks = <&bpmp TEGRA234_CLK_MGBE0_RX_INPUT_M>,
|
|
<&bpmp TEGRA234_CLK_MGBE0_RX_PCS_M>,
|
|
<&bpmp TEGRA234_CLK_MGBE0_RX_PCS_INPUT>,
|
|
<&bpmp TEGRA234_CLK_MGBE0_RX_PCS>,
|
|
<&bpmp TEGRA234_CLK_MGBE0_TX>,
|
|
<&bpmp TEGRA234_CLK_MGBE0_TX_PCS>,
|
|
<&bpmp TEGRA234_CLK_MGBE0_MAC_DIVIDER>,
|
|
<&bpmp TEGRA234_CLK_MGBE0_MAC>,
|
|
<&bpmp TEGRA234_CLK_MGBE0_EEE_PCS>,
|
|
<&bpmp TEGRA234_CLK_MGBE0_APP>,
|
|
<&bpmp TEGRA234_CLK_MGBE0_PTP_REF>,
|
|
<&bpmp TEGRA234_CLK_MGBE0_MACSEC>,
|
|
<&bpmp TEGRA234_CLK_MGBE0_RX_INPUT>;
|
|
clock-names = "rx-input-m", "rx-pcs-m", "rx-pcs-input",
|
|
"rx-pcs", "tx", "tx-pcs", "mac-divider",
|
|
"mac", "eee-pcs", "mgbe", "ptp-ref",
|
|
"mgbe_macsec", "rx-input";
|
|
nvidia,num-dma-chans = <10>;
|
|
nvidia,dma-chans = <0 1 2 3 4 5 6 7 8 9>;
|
|
nvidia,num-mtl-queues = <10>;
|
|
nvidia,mtl-queues = <0 1 2 3 4 5 6 7 8 9>;
|
|
nvidia,tc-mapping = <0 1 2 3 4 5 6 7 0 1>;
|
|
/* Residual Queue can be any valid queue except RxQ0 */
|
|
nvidia,residual-queue = <1>;
|
|
nvidia,rxq_enable_ctrl = <2 2 2 2 2 2 2 2 2 2>;
|
|
nvidia,tx-queue-prio = <0 1 2 3 4 5 6 7 0 0>;
|
|
nvidia,rx-queue-prio = <0x1 0x2 0x4 0x8 0x10 0x20 0x40 0x80 0x0 0x0>;
|
|
nvidia,dcs-enable = <0x1>;
|
|
nvidia,macsec-enable = <0x1>;
|
|
nvidia,rx_riwt = <512>;
|
|
nvidia,rx_frames = <64>;
|
|
nvidia,tx_usecs = <256>;
|
|
nvidia,tx_frames = <16>;
|
|
nvidia,promisc_mode = <1>;
|
|
nvidia,slot_num_check = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
|
|
nvidia,slot_intvl_vals = <0x0 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D 0x7D>;
|
|
nvidia,ptp_ref_clock_speed = <312500000>;
|
|
nvidia,instance_id = <0>; /* MGBE0 instance */
|
|
nvidia,ptp-rx-queue = <3>;
|
|
nvidia,dma_rx_ring_sz = <4096>;
|
|
nvidia,dma_tx_ring_sz = <4096>;
|
|
dma-coherent;
|
|
nvidia,mac-addr-idx = <0>;
|
|
nvidia,max-platform-mtu = <16383>;
|
|
/* 1=enable, 0=disable */
|
|
nvidia,pause_frames = <1>;
|
|
phy-mode = "10gbase-r";
|
|
/* 0:XFI 10G, 1:XFI 5G, 2:USXGMII 10G, 3:USXGMII 5G */
|
|
nvidia,phy-iface-mode = <0>;
|
|
nvidia,phy-reset-gpio = <&gpio TEGRA234_MAIN_GPIO(Y, 1) 0>;
|
|
nvidia,mdio_addr = <0>;
|
|
nvidia,vm-irq-config = <&mgbe_vm_irq_config>;
|
|
|
|
mdio {
|
|
compatible = "nvidia,eqos-mdio";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
phy@0 {
|
|
nvidia,phy-rst-pdelay-msec = <150>; /* msec */
|
|
nvidia,phy-rst-duration-usec = <221000>; /* usec */
|
|
interrupt-parent = <&gpio>;
|
|
interrupts = <TEGRA234_MAIN_GPIO(Y, 3) IRQ_TYPE_LEVEL_LOW>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@2 {
|
|
target-path = "/";
|
|
__overlay__ {
|
|
mgbe_vm_irq_config: mgbe-vm-irq-config {
|
|
nvidia,num-vm-irqs = <5>;
|
|
vm_irq1 {
|
|
nvidia,num-vm-channels = <2>;
|
|
nvidia,vm-channels = <0 1>;
|
|
nvidia,vm-num = <0>;
|
|
nvidia,vm-irq-id = <0>;
|
|
};
|
|
vm_irq2 {
|
|
nvidia,num-vm-channels = <2>;
|
|
nvidia,vm-channels = <2 3>;
|
|
nvidia,vm-num = <1>;
|
|
nvidia,vm-irq-id = <1>;
|
|
};
|
|
vm_irq3 {
|
|
nvidia,num-vm-channels = <2>;
|
|
nvidia,vm-channels = <4 5>;
|
|
nvidia,vm-num = <2>;
|
|
nvidia,vm-irq-id = <2>;
|
|
};
|
|
vm_irq4 {
|
|
nvidia,num-vm-channels = <2>;
|
|
nvidia,vm-channels = <6 7>;
|
|
nvidia,vm-num = <3>;
|
|
nvidia,vm-irq-id = <3>;
|
|
};
|
|
vm_irq5 {
|
|
nvidia,num-vm-channels = <2>;
|
|
nvidia,vm-channels = <8 9>;
|
|
nvidia,vm-num = <4>;
|
|
nvidia,vm-irq-id = <4>;
|
|
};
|
|
};
|
|
|
|
nvpmodel {
|
|
compatible = "nvidia,nvpmodel";
|
|
nvidia,bpmp = <&bpmp>;
|
|
clocks = <&bpmp TEGRA234_CLK_EMC>;
|
|
clock-names = "emc";
|
|
status = "okay";
|
|
};
|
|
|
|
reserved-memory {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
linux,cma { /* Needed for nvgpu comptags */
|
|
compatible = "shared-dma-pool";
|
|
reusable;
|
|
size = <0x0 0x10000000>; /* 256MB */
|
|
alignment = <0x0 0x10000>;
|
|
linux,cma-default;
|
|
status = "okay";
|
|
};
|
|
};
|
|
|
|
dce@d800000 {
|
|
status = "okay";
|
|
};
|
|
|
|
display@13800000 {
|
|
status = "okay";
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@3 {
|
|
target-path = "/bus@0";
|
|
board_config {
|
|
ids = "3737-0000-TS1","3737-0000-TS2","3737-0000-TS3","3737-0000-EB1","3737-0000-EB2","3737-0000-EB3","3737-0000-000","3737-0000-100","3737-0000-200";
|
|
};
|
|
__overlay__ {
|
|
i2c@c240000 {
|
|
ucsi_ccg@8 {
|
|
interrupt-parent = <&gpio_aon>;
|
|
interrupts = <TEGRA234_AON_GPIO(BB, 2) IRQ_TYPE_LEVEL_LOW>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
fragment@5 {
|
|
target-path = "/";
|
|
__overlay__ {
|
|
aliases {
|
|
nvdla0 = "/bus@0/host1x@13e00000/nvdla0@15880000";
|
|
nvdla1 = "/bus@0/host1x@13e00000/nvdla1@158c0000";
|
|
};
|
|
};
|
|
};
|
|
};
|