mirror of
git://nv-tegra.nvidia.com/device/hardware/nvidia/t23x-public-dts.git
synced 2025-12-22 09:12:02 +03:00
As part of the process to transitioning to a full featured
base dtb, we need the ability to include various files without
completely rewriting them. This will be an incremental step.
Eventually these preprocessor commands will be removed and
the indentation fixed.
This change is not intended to change any behavior. It is merely
adding the infrastructure for future patches. It will be possible
for a base dts file to define REMOVE_FRAGMENT_SYNTAX and directly
include these files.
Bug 4290389
Change-Id: I778bc25dcd7e4fa96f003882e34e38fe5aaf40e7
Signed-off-by: Brad Griffis <bgriffis@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/c/device/hardware/nvidia/t23x-public-dts/+/2992336
(cherry picked from commit a011a22ad5)
Reviewed-on: https://git-master.nvidia.com/r/c/device/hardware/nvidia/t23x-public-dts/+/3002425
Reviewed-by: Gautham Srinivasan <gauthams@nvidia.com>
GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com>
233 lines
4.3 KiB
Devicetree
233 lines
4.3 KiB
Devicetree
// SPDX-License-Identifier: GPL-2.0
|
|
// SPDX-FileCopyrightText: Copyright (c) 2023, NVIDIA CORPORATION & AFFILIATES. All rights reserved.
|
|
|
|
/dts-v1/;
|
|
/plugin/;
|
|
|
|
#include "tegra234-soc-safetyservice-fsicom.dtsi"
|
|
|
|
/ {
|
|
#ifndef REMOVE_FRAGMENT_SYNTAX
|
|
fragment-t234-p3740-p3701-safety@0 {
|
|
target-path = "/";
|
|
__overlay__ {
|
|
#endif
|
|
compatible = "nvidia,p3740-0002+p3701-0008", "safety", "nvidia,p3701-0008", "nvidia,tegra234";
|
|
|
|
bus@0 {
|
|
i2c@3160000 {
|
|
nvidia,epl-reporter-id = <0x8050>;
|
|
};
|
|
|
|
i2c@c240000 {
|
|
nvidia,epl-reporter-id = <0x8051>;
|
|
};
|
|
|
|
i2c@3180000 {
|
|
nvidia,epl-reporter-id = <0x8052>;
|
|
};
|
|
|
|
i2c@3190000 {
|
|
nvidia,epl-reporter-id = <0x8053>;
|
|
};
|
|
|
|
i2c@31b0000 {
|
|
nvidia,epl-reporter-id = <0x8054>;
|
|
};
|
|
|
|
i2c@31c0000 {
|
|
nvidia,epl-reporter-id = <0x8056>;
|
|
};
|
|
|
|
i2c@c250000 {
|
|
nvidia,epl-reporter-id = <0x8057>;
|
|
};
|
|
|
|
i2c@31e0000 {
|
|
nvidia,epl-reporter-id = <0x8058>;
|
|
};
|
|
|
|
hsp_top2: hsp@1600000 {
|
|
status = "okay";
|
|
};
|
|
spi@3230000 {
|
|
compatible = "nvidia,tegra186-spi-slave";
|
|
status = "okay";
|
|
spi@0 {
|
|
compatible = "nvidia,tegra-spidev";
|
|
reg = <0>;
|
|
spi-max-frequency = <50000000>;
|
|
controller-data {
|
|
nvidia,lsbyte-first;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
chosen {
|
|
/*
|
|
* The ideal approach for disabling rail-gating
|
|
* for GPU should be deleting the power-domains
|
|
* property in GPU node. But /delete-property/
|
|
* is not a valid syntax in the device tree
|
|
* overlay, the nvidia,tegra-joint_xpu_rail is
|
|
* specified to achieve the same as an
|
|
* alternative.
|
|
*/
|
|
nvidia,tegra-joint_xpu_rail;
|
|
};
|
|
|
|
cpus {
|
|
idle-states {
|
|
c7 {
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|
|
|
|
fsicom_client {
|
|
status = "okay";
|
|
};
|
|
|
|
FsiComIvc {
|
|
status = "okay";
|
|
};
|
|
|
|
/* FSI<->CCPLEX Communication through DRAM Carveout demo app */
|
|
FsiComAppChConfApp1 {
|
|
compatible = "nvidia,tegra-fsicom-sampleApp1";
|
|
status = "okay";
|
|
channelid_list = <3>;
|
|
};
|
|
|
|
hsierrrptinj {
|
|
compatible = "nvidia,tegra23x-hsierrrptinj";
|
|
mboxes = <&hsp_top0 (TEGRA_HSP_MBOX_TYPE_SM | TEGRA_HSP_MBOX_TYPE_SM_128BIT) TEGRA_HSP_SM_TX(1)>;
|
|
mbox-names = "hsierrrptinj-tx";
|
|
status = "okay";
|
|
};
|
|
|
|
safetyservices_epl_client {
|
|
/* userspace app uses this driver to send error code */
|
|
status = "okay";
|
|
};
|
|
|
|
thermal-zones {
|
|
cpu-thermal {
|
|
cooling-maps {
|
|
map-cpufreq {
|
|
cooling-device = <&cpu0_0 0 0>,
|
|
<&cpu1_0 0 0>,
|
|
<&cpu2_0 0 0>;
|
|
};
|
|
|
|
map-devfreq {
|
|
cooling-device = <&ga10b 0 0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
gpu-thermal {
|
|
cooling-maps {
|
|
map-cpufreq {
|
|
cooling-device = <&cpu0_0 0 0>,
|
|
<&cpu1_0 0 0>,
|
|
<&cpu2_0 0 0>;
|
|
};
|
|
|
|
map-devfreq {
|
|
cooling-device = <&ga10b 0 0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
cv0-thermal {
|
|
cooling-maps {
|
|
map-cpufreq {
|
|
cooling-device = <&cpu0_0 0 0>,
|
|
<&cpu1_0 0 0>,
|
|
<&cpu2_0 0 0>;
|
|
};
|
|
|
|
map-devfreq {
|
|
cooling-device = <&ga10b 0 0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
cv1-thermal {
|
|
cooling-maps {
|
|
map-cpufreq {
|
|
cooling-device = <&cpu0_0 0 0>,
|
|
<&cpu1_0 0 0>,
|
|
<&cpu2_0 0 0>;
|
|
};
|
|
|
|
map-devfreq {
|
|
cooling-device = <&ga10b 0 0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
cv2-thermal {
|
|
cooling-maps {
|
|
map-cpufreq {
|
|
cooling-device = <&cpu0_0 0 0>,
|
|
<&cpu1_0 0 0>,
|
|
<&cpu2_0 0 0>;
|
|
};
|
|
|
|
map-devfreq {
|
|
cooling-device = <&ga10b 0 0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
soc0-thermal {
|
|
cooling-maps {
|
|
map-cpufreq {
|
|
cooling-device = <&cpu0_0 0 0>,
|
|
<&cpu1_0 0 0>,
|
|
<&cpu2_0 0 0>;
|
|
};
|
|
|
|
map-devfreq {
|
|
cooling-device = <&ga10b 0 0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
soc1-thermal {
|
|
cooling-maps {
|
|
map-cpufreq {
|
|
cooling-device = <&cpu0_0 0 0>,
|
|
<&cpu1_0 0 0>,
|
|
<&cpu2_0 0 0>;
|
|
};
|
|
|
|
map-devfreq {
|
|
cooling-device = <&ga10b 0 0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
soc2-thermal {
|
|
cooling-maps {
|
|
map-cpufreq {
|
|
cooling-device = <&cpu0_0 0 0>,
|
|
<&cpu1_0 0 0>,
|
|
<&cpu2_0 0 0>;
|
|
};
|
|
|
|
map-devfreq {
|
|
cooling-device = <&ga10b 0 0>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
#ifndef REMOVE_FRAGMENT_SYNTAX
|
|
};
|
|
};
|
|
#endif
|
|
};
|