mirror of
git://nv-tegra.nvidia.com/device/hardware/nvidia/tegra-public-dts.git
synced 2025-12-22 09:11:55 +03:00
c0baa074cc
Sync the DT binding headers for tegra234 which are required for SOC and platform DTS/DTSI from kernel V6.3-rc5. Bug 4078385 Change-Id: I96ee533ae752879ca8a3f06a732180c631cce228 Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/device/hardware/nvidia/tegra-public-dts/+/3168925 GVS: buildbot_gerritrpt <buildbot_gerritrpt@nvidia.com>
19 lines
482 B
C
19 lines
482 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* pinctrl-tegra-io-pad.h: Tegra I/O pad source voltage configuration constants
|
|
* pinctrl bindings.
|
|
*
|
|
* Copyright (c) 2018, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Author: Aapo Vienamo <avienamo@nvidia.com>
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_PINCTRL_TEGRA_IO_PAD_H
|
|
#define _DT_BINDINGS_PINCTRL_TEGRA_IO_PAD_H
|
|
|
|
/* Voltage levels of the I/O pad's source rail */
|
|
#define TEGRA_IO_PAD_VOLTAGE_1V8 0
|
|
#define TEGRA_IO_PAD_VOLTAGE_3V3 1
|
|
|
|
#endif
|