nv-tegra-mirror/linux-hwpm
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-hwpm.git synced 2025-12-24 10:13:00 +03:00
Code Issues Packages Projects Releases Wiki Activity

tegra: hwpm: Remove un-used NVDLA allow-list regs

Browse Source 
HWPM allowlist defines additional allow-list register
offsets which are not used to profile NVDLA IP. Remove
these register offsets to be on par with what NVDLA ResMgr
expects.

Bug 4452024

Change-Id: Ifce31753f32b31592a1868840a8c45b113a578f5
Signed-off-by: vasukis <vasukis@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/c/linux-hwpm/+/3061071
Reviewed-by: Seema Khowala <seemaj@nvidia.com>
GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com>
This commit is contained in:
vasukis
2024-01-23 20:23:13 +00:00
committed by mobile promotions
parent f86c10ed60
commit 06039978a1
2 changed files with 4 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
drivers/tegra/hwpm/hal/t234/t234_regops_allowlist.c
View File

@@ -1,6 +1,6 @@
// SPDX-License-Identifier: MIT
/*
* Copyright (c) 2021-2023 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
* Copyright (c) 2021-2024 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
@@ -252,11 +252,8 @@ struct allowlist t234_pva0_pm_alist[9] = {
{0x00008020, true},
};
struct allowlist t234_nvdla_alist[37] = {
{0x00001088, false},
struct allowlist t234_nvdla_alist[31] = {
{0x000010a8, false},
{0x0001a000, false},
{0x0001a004, false},
{0x0001a008, true},
{0x0001a00c, true},
{0x0001a010, true},
@@ -287,9 +284,6 @@ struct allowlist t234_nvdla_alist[37] = {
{0x0001a074, true},
{0x0001a078, true},
{0x0001a07c, true},
{0x00000008, true},
{0x00000a00, true},
{0x00000a20, true},
};
struct allowlist t234_mgbe_alist[2] = {

4
drivers/tegra/hwpm/hal/t234/t234_regops_allowlist.h
View File

@@ -1,6 +1,6 @@
/* SPDX-License-Identifier: MIT */
/*
* Copyright (c) 2021-2023 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
* Copyright (c) 2021-2024 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
@@ -35,7 +35,7 @@ extern struct allowlist t234_isp_thi_alist[7];
extern struct allowlist t234_vic_alist[9];
extern struct allowlist t234_ofa_alist[8];
extern struct allowlist t234_pva0_pm_alist[9];
extern struct allowlist t234_nvdla_alist[37];
extern struct allowlist t234_nvdla_alist[31];
extern struct allowlist t234_mgbe_alist[2];
extern struct allowlist t234_nvdec_alist[8];
extern struct allowlist t234_nvenc_alist[9];