mirror of
git://nv-tegra.nvidia.com/linux-hwpm.git
synced 2025-12-24 18:24:25 +03:00
- Many HWPM functions are performed on all apertures of all instances of all IPs. Define below resource utility functions to perform a task on all IPs, instances and apertures: - tegra_hwpm_func_all_IPs - tegra_hwpm_func_single_ip - tegra_hwpm_func_all_instance - tegra_hwpm_func_single_instance - tegra_hwpm_func_all_perfmuxes - tegra_hwpm_func_all_perfmons - tegra_hwpm_func_single_aperture - Modify below functions to use above mentioned utility functions: - get allowlist size - combine allowlist - reserve resources - bind resources - release resources This will make code more legible and maintainable. This patch also defines new function that validates all HAL initializations for the chip. Jira THWPM-41 Change-Id: Icaeba4d94187b97022c0a6626584e7d61ab6d0e4 Signed-off-by: Vedashree Vidwans <vvidwans@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvidia/+/2705524 Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> Reviewed-by: svc-mobile-cert <svc-mobile-cert@nvidia.com> Reviewed-by: svc_kernel_abi <svc_kernel_abi@nvidia.com> Reviewed-by: Vasuki Shankar <vasukis@nvidia.com> Reviewed-by: Seema Khowala <seemaj@nvidia.com> GVS: Gerrit_Virtual_Submit
101 lines
4.2 KiB
C
101 lines
4.2 KiB
C
/*
|
|
* Copyright (c) 2021-2022, NVIDIA CORPORATION & AFFILIATES. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*/
|
|
|
|
#ifndef TEGRA_HWPM_COMMON_H
|
|
#define TEGRA_HWPM_COMMON_H
|
|
|
|
enum tegra_hwpm_funcs;
|
|
enum hwpm_aperture_type;
|
|
struct tegra_hwpm_func_args;
|
|
struct tegra_soc_hwpm;
|
|
struct tegra_soc_hwpm_exec_reg_ops;
|
|
struct tegra_soc_hwpm_ip_floorsweep_info;
|
|
struct tegra_soc_hwpm_alloc_pma_stream;
|
|
struct tegra_soc_hwpm_update_get_put;
|
|
struct hwpm_ip;
|
|
struct tegra_soc_hwpm_ip_ops;
|
|
struct hwpm_ip_aperture;
|
|
typedef struct hwpm_ip_aperture hwpm_ip_perfmon;
|
|
typedef struct hwpm_ip_aperture hwpm_ip_perfmux;
|
|
|
|
int tegra_hwpm_init_sw_components(struct tegra_soc_hwpm *hwpm);
|
|
void tegra_hwpm_release_sw_components(struct tegra_soc_hwpm *hwpm);
|
|
|
|
int tegra_hwpm_func_single_aperture(struct tegra_soc_hwpm *hwpm,
|
|
struct tegra_hwpm_func_args *func_args,
|
|
enum tegra_hwpm_funcs iia_func, u32 ip_idx, struct hwpm_ip *chip_ip,
|
|
u32 inst_idx, u32 aperture_idx, enum hwpm_aperture_type a_type);
|
|
int tegra_hwpm_func_all_perfmons(struct tegra_soc_hwpm *hwpm,
|
|
struct tegra_hwpm_func_args *func_args,
|
|
enum tegra_hwpm_funcs iia_func, u32 ip_idx, struct hwpm_ip *chip_ip, u32 inst_idx);
|
|
int tegra_hwpm_func_all_perfmuxes(struct tegra_soc_hwpm *hwpm,
|
|
struct tegra_hwpm_func_args *func_args,
|
|
enum tegra_hwpm_funcs iia_func, u32 ip_idx, struct hwpm_ip *chip_ip, u32 inst_idx);
|
|
int tegra_hwpm_func_all_inst(struct tegra_soc_hwpm *hwpm,
|
|
struct tegra_hwpm_func_args *func_args,
|
|
enum tegra_hwpm_funcs iia_func, u32 ip_idx, struct hwpm_ip *chip_ip);
|
|
int tegra_hwpm_func_single_ip(struct tegra_soc_hwpm *hwpm,
|
|
struct tegra_hwpm_func_args *func_args,
|
|
enum tegra_hwpm_funcs iia_func, u32 ip_idx);
|
|
int tegra_hwpm_func_all_ip(struct tegra_soc_hwpm *hwpm,
|
|
struct tegra_hwpm_func_args *func_args,
|
|
enum tegra_hwpm_funcs iia_func);
|
|
|
|
|
|
int tegra_hwpm_reserve_resource(struct tegra_soc_hwpm *hwpm, u32 resource);
|
|
int tegra_hwpm_release_resources(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_bind_resources(struct tegra_soc_hwpm *hwpm);
|
|
|
|
int tegra_hwpm_reserve_pma(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_reserve_rtr(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_release_pma(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_release_rtr(struct tegra_soc_hwpm *hwpm);
|
|
|
|
int tegra_hwpm_perfmon_reserve(struct tegra_soc_hwpm *hwpm,
|
|
hwpm_ip_perfmon *perfmon);
|
|
int tegra_hwpm_perfmon_release(struct tegra_soc_hwpm *hwpm,
|
|
hwpm_ip_perfmon *perfmon);
|
|
int tegra_hwpm_perfmux_reserve(struct tegra_soc_hwpm *hwpm,
|
|
hwpm_ip_perfmux *perfmux);
|
|
int tegra_hwpm_perfmux_release(struct tegra_soc_hwpm *hwpm,
|
|
hwpm_ip_perfmux *perfmux);
|
|
|
|
int tegra_hwpm_init_chip_ip_structures(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_set_fs_info_ip_ops(struct tegra_soc_hwpm *hwpm,
|
|
struct tegra_soc_hwpm_ip_ops *hwpm_ip_ops,
|
|
u64 base_address, u32 ip_idx, bool available);
|
|
int tegra_hwpm_finalize_chip_info(struct tegra_soc_hwpm *hwpm);
|
|
|
|
int tegra_hwpm_get_allowlist_size(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_update_allowlist(struct tegra_soc_hwpm *hwpm,
|
|
void *ioctl_struct);
|
|
int tegra_hwpm_exec_regops(struct tegra_soc_hwpm *hwpm,
|
|
struct tegra_soc_hwpm_exec_reg_ops *exec_reg_ops);
|
|
|
|
int tegra_hwpm_setup_hw(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_setup_sw(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_disable_triggers(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_release_hw(struct tegra_soc_hwpm *hwpm);
|
|
void tegra_hwpm_release_sw_setup(struct tegra_soc_hwpm *hwpm);
|
|
|
|
int tegra_hwpm_get_floorsweep_info(struct tegra_soc_hwpm *hwpm,
|
|
struct tegra_soc_hwpm_ip_floorsweep_info *fs_info);
|
|
|
|
int tegra_hwpm_map_stream_buffer(struct tegra_soc_hwpm *hwpm,
|
|
struct tegra_soc_hwpm_alloc_pma_stream *alloc_pma_stream);
|
|
int tegra_hwpm_clear_mem_pipeline(struct tegra_soc_hwpm *hwpm);
|
|
int tegra_hwpm_update_mem_bytes(struct tegra_soc_hwpm *hwpm,
|
|
struct tegra_soc_hwpm_update_get_put *update_get_put);
|
|
|
|
#endif /* TEGRA_HWPM_COMMON_H */
|