nv-tegra-mirror/linux-nv-oot
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nv-oot.git synced 2025-12-24 02:01:36 +03:00
Code Issues Packages Projects Releases Wiki Activity

drm/tegra: Enable CRC generation on multimedia engines

Browse Source 
Enable CRC generation feature on VIC, OFA, and NVENC where
possible. Whether CRC generation can be enabled depends on
whether the engine's SEC register aperture is writable, based
on platform configuration.

The firewall configuration is for now determined in a hacky
way using ioremap, pending design decisions on how to do it
in a cleaner way.

Bug 4273775

Signed-off-by: Mikko Perttunen <mperttunen@nvidia.com>
Change-Id: Ia7507f4cce2b49703328d5dfdd74aaac8cff8153
Reviewed-on: https://git-master.nvidia.com/r/c/linux-nv-oot/+/3120662
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Mikko Perttunen
2024-03-26 04:20:55 +02:00
committed by mobile promotions
parent d7611d6efc
commit 8d8699b29e
3 changed files with 107 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

37
drivers/gpu/drm/tegra/vic.c
View File

@@ -22,7 +22,11 @@
#include <linux/reset.h>
#include <linux/version.h>
#include <nvidia/conftest.h>
#include <soc/tegra/fuse-helper.h>
#include <soc/tegra/pmc.h>
#include <soc/tegra/tegra-cbb.h>
#include "drm.h"
#include "falcon.h"
@@ -30,11 +34,14 @@
#include "vic.h"
#include "hwpm.h"
#define VIC_SEC_INTF_CRC_CTRL 0xe000
struct vic_config {
const char *firmware;
unsigned int version;
bool supports_sid;
bool supports_timestamping;
bool has_crc_enable;
};
struct vic {
@@ -52,11 +59,31 @@ struct vic {
struct icc_path *icc_write;
bool can_use_context;
bool can_enable_crc;
/* Platform configuration */
const struct vic_config *config;
};
static bool blf_write_allowed(u32 offset)
{
void __iomem *regs = ioremap(0x13a10000 + offset, 12);
u32 val;
val = readl(regs + 0x8);
if (!(val & 0x20000)) {
iounmap(regs);
return true;
}
val = readl(regs + 0x4);
iounmap(regs);
if (val & BIT(1))
return true;
return false;
}
static inline struct vic *to_vic(struct tegra_drm_client *client)
{
return container_of(client, struct vic, client);
@@ -541,6 +568,9 @@ static int __maybe_unused vic_runtime_resume(struct device *dev)
host1x_actmon_enable(&vic->client.base);
if (vic->can_enable_crc)
vic_writel(vic, 0x1, VIC_SEC_INTF_CRC_CTRL);
return 0;
assert:
@@ -676,6 +706,7 @@ static const struct vic_config vic_t234_config = {
.version = 0x23,
.supports_sid = true,
.supports_timestamping = true,
.has_crc_enable = true,
};
static const struct of_device_id tegra_vic_of_match[] = {
@@ -779,6 +810,12 @@ static int vic_probe(struct platform_device *pdev)
goto exit_actmon;
}
if (vic->config->has_crc_enable) {
vic->can_enable_crc =
!tegra_platform_is_silicon() ||
blf_write_allowed(0x9500);
}
vic->hwpm.dev = dev;
vic->hwpm.regs = vic->regs;
tegra_drm_hwpm_register(&vic->hwpm, pdev->resource[0].start,