nv-tegra-mirror/linux-nv-oot
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nv-oot.git synced 2025-12-22 17:25:35 +03:00
Code Issues Packages Projects Releases Wiki Activity

camera: Add snapshot section & HSP PANIC cmd

Browse Source 
- Add the snapshot section into the trace buffer header struct
- Introduce a new HSP command which will be used to signal
  KMD about RCE halt.

Jira CAMERASW-32243

Change-Id: I3890b30200b3a0a386939d432842269f4c1e1225
Signed-off-by: yizhou <yizhou@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/c/linux-nv-oot/+/3314382
Reviewed-by: Vincent Chung <vincentc@nvidia.com>
GVS: buildbot_gerritrpt <buildbot_gerritrpt@nvidia.com>
Reviewed-by: Semi Malinen <smalinen@nvidia.com>
Reviewed-by: Mohit Ingale <mohiti@nvidia.com>
Reviewed-by: Shiva Dubey <sdubey@nvidia.com>
This commit is contained in:
yizhou
2025-03-05 19:59:02 +00:00
committed by Jon Hunter
parent 7e77b140e3
commit d68f89d225
2 changed files with 42 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

27
include/soc/tegra/camrtc-commands.h
View File

@@ -1,6 +1,6 @@
/* SPDX-License-Identifier: GPL-2.0-only */ /* SPDX-License-Identifier: GPL-2.0-only */
/* /*
* Copyright (c) 2022-2024, NVIDIA CORPORATION & AFFILIATES. All rights reserved. * Copyright (c) 2022-2025, NVIDIA CORPORATION & AFFILIATES. All rights reserved.
*/ */
/** /**
@@ -576,6 +576,31 @@
*/ */
#define CAMRTC_HSP_BOOT_COMPLETE MK_U32(0x4B) #define CAMRTC_HSP_BOOT_COMPLETE MK_U32(0x4B)
/**
* @brief PANIC message
*
* The CAMRTC_HSP_PANIC message message is a unidirectional message from RCE to client
* to log that RCE is about to go into a bad state. This typically occurs when RCE
* detects a critical hardware error or encounters an unrecoverable firmware state.
*
* Upon receiving this message, the client should dump out the trace buffer snapshot
* section for debugging purposes.
*
* @pre @ref CAMRTC_HSP_HELLO exchange has been completed.
*
* @par Response
* @rststar
* +-------+---------------------------------------------------+
* | Bits | Description |
* +=======+===================================================+
* | 30:24 | CAMRTC_HSP_PANIC |
* +-------+---------------------------------------------------+
* | 23:0 | 0x000000 |
* +-------+---------------------------------------------------+
* @endrst
*/
#define CAMRTC_HSP_PANIC MK_U32(0x4C)
/** Reserved, not to be used. */ /** Reserved, not to be used. */
#define CAMRTC_HSP_RESERVED_5E MK_U32(0x5E) /* bug 200395605 */ #define CAMRTC_HSP_RESERVED_5E MK_U32(0x5E) /* bug 200395605 */

20
include/soc/tegra/camrtc-trace.h
View File

@@ -1,6 +1,6 @@
/* SPDX-License-Identifier: GPL-2.0-only */ /* SPDX-License-Identifier: GPL-2.0-only */
/* /*
* Copyright (c) 2022-2024, NVIDIA CORPORATION & AFFILIATES. All rights reserved. * Copyright (c) 2022-2025, NVIDIA CORPORATION & AFFILIATES. All rights reserved.
*/ */
#ifndef INCLUDE_CAMRTC_TRACE_H #ifndef INCLUDE_CAMRTC_TRACE_H
@@ -49,6 +49,15 @@
#define CAMRTC_TRACE_EXCEPTION_OFFSET MK_U32(0x01000) #define CAMRTC_TRACE_EXCEPTION_OFFSET MK_U32(0x01000)
#define CAMRTC_TRACE_EVENT_OFFSET MK_U32(0x10000) #define CAMRTC_TRACE_EVENT_OFFSET MK_U32(0x10000)
/**
* @brief Number of entries in the snapshot section
*
* The snapshot section stores system state captures that can be
* used for debugging and diagnostics. The size is set to 0x400
* entries to balance memory usage with debug information coverage.
*/
#define CAMRTC_TRACE_SNAPSHOT_ENTRIES MK_U32(0x400)
/* Size of each entry */ /* Size of each entry */
#define CAMRTC_TRACE_EXCEPTION_SIZE MK_SIZE(1024) #define CAMRTC_TRACE_EXCEPTION_SIZE MK_SIZE(1024)
#define CAMRTC_TRACE_EVENT_SIZE MK_SIZE(64) #define CAMRTC_TRACE_EVENT_SIZE MK_SIZE(64)
@@ -87,13 +96,16 @@ struct camrtc_trace_memory_header {
uint32_t event_offset; uint32_t event_offset;
uint32_t event_size; uint32_t event_size;
uint32_t event_entries; uint32_t event_entries;
uint32_t reserved3; uint32_t snapshot_offset;
uint32_t reserved4[0xc8 / 4]; uint32_t snapshot_size;
uint32_t snapshot_entries;
uint32_t reserved4[0xc0 / 4];
/* pointer: offset 0x100 */ /* pointer: offset 0x100 */
uint32_t exception_next_idx; uint32_t exception_next_idx;
uint32_t event_next_idx; uint32_t event_next_idx;
uint32_t reserved_ptrs[0x38 / 4]; uint32_t snapshot_next_idx;
uint32_t reserved_ptrs[0x34 / 4];
} CAMRTC_TRACE_ALIGN; } CAMRTC_TRACE_ALIGN;
/* /*