nv-tegra-mirror/linux-nv-oot
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nv-oot.git synced 2025-12-24 10:11:26 +03:00
Code Issues Packages Projects Releases Wiki Activity

nvethernet: don't poll for Software reset in probe

Browse Source 
No need poll for SWR bit in DMA Basic Mode register
for reading RO only registers after reset.

Bug 2715328

Change-Id: Ib16c1d09386c00cdd98eadfb2fe6d9336d6de2b3
Signed-off-by: Bhadram Varka <vbhadram@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/2220296
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Srinivas Ramachandran <srinivasra@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Bhadram Varka
2019-10-17 20:54:52 +05:30
committed by Revanth Kumar Uppala
parent 238f933ec2
commit e217a1da45
1 changed files with 0 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
drivers/net/ethernet/nvidia/nvethernet/ether_linux.c
View File

@@ -2781,21 +2781,11 @@ static int ether_configure_car(struct platform_device *pdev,
}
}
ret = osi_poll_for_swr(osi_core);
if (ret < 0) {
dev_err(&pdev->dev, "failed to poll MAC Software reset\n");
goto err_swr;
}
csr_clk_rate = clk_get_rate(pdata->axi_cbb_clk);
osi_set_mdc_clk_rate(pdata->osi_core, csr_clk_rate);
return ret;
err_swr:
if (pdata->mac_rst) {
reset_control_assert(pdata->mac_rst);
}
err_rst:
ether_disable_clks(pdata);
err_enable_clks: