mirror of
git://nv-tegra.nvidia.com/linux-nv-oot.git
synced 2025-12-22 17:25:35 +03:00
b20c5f57e3
Use SPDX license GPL-V2.0 format and change Nvidia copyright year to include 2023. Bug 4078035 Change-Id: Icc0060431eb8d9c470a44f4cee50913cc1d8048a Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nv-oot/+/2890656 Reviewed-by: svcacv <svcacv@nvidia.com> Reviewed-by: Arun Swain <arswain@nvidia.com> GVS: Gerrit_Virtual_Submit <buildbot_gerritrpt@nvidia.com>
74 lines
1.4 KiB
C
74 lines
1.4 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (c) 2019-2023, NVIDIA CORPORATION. All rights reserved.
|
|
*/
|
|
|
|
#include <dce.h>
|
|
#include <dce-log.h>
|
|
#include <dce-util-common.h>
|
|
|
|
enum pm_controls {
|
|
FW_LOAD_HALTED,
|
|
FW_LOAD_DONE
|
|
};
|
|
|
|
/**
|
|
* dce_evp_set_reset_addr - Writes to the evp reset addr register.
|
|
*
|
|
* @d : Pointer to struct tegra_dce
|
|
* @addr : 32bit address
|
|
*
|
|
* Return : Void
|
|
*/
|
|
static inline void dce_evp_set_reset_addr(struct tegra_dce *d, u32 addr)
|
|
{
|
|
dce_writel(d, evp_reset_addr_r(), addr);
|
|
}
|
|
|
|
/**
|
|
* dce_pm_set_pm_ctrl - Writes to the reset control register.
|
|
*
|
|
* @d : Pointer to struct tegra_dce
|
|
* @val : Value to programmed to the register
|
|
*
|
|
* Return : Void
|
|
*/
|
|
static void dce_pm_set_pm_ctrl(struct tegra_dce *d, enum pm_controls val)
|
|
{
|
|
switch (val) {
|
|
case FW_LOAD_DONE:
|
|
dce_writel(d, pm_r5_ctrl_r(), pm_r5_ctrl_fwloaddone_done_f());
|
|
break;
|
|
case FW_LOAD_HALTED:
|
|
dce_writel(d, pm_r5_ctrl_r(), pm_r5_ctrl_fwloaddone_halted_f());
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
}
|
|
|
|
/**
|
|
* dce_reset_dce - Configures the pertinent registers in
|
|
* DCE cluser to reset DCE.
|
|
*
|
|
* @d : Pointer to tegra_dce struct.
|
|
*
|
|
* Return : 0 if success
|
|
*/
|
|
int dce_reset_dce(struct tegra_dce *d)
|
|
{
|
|
u32 fw_dce_addr;
|
|
|
|
if (!d->fw_data) {
|
|
dce_err(d, "No fw_data present");
|
|
return -1;
|
|
}
|
|
|
|
fw_dce_addr = dce_get_fw_dce_addr(d);
|
|
dce_evp_set_reset_addr(d, fw_dce_addr);
|
|
|
|
dce_pm_set_pm_ctrl(d, FW_LOAD_DONE);
|
|
|
|
return 0;
|
|
}
|