mirror of
git://nv-tegra.nvidia.com/linux-nv-oot.git
synced 2025-12-23 01:31:30 +03:00
9a1b69df09
This patch moves T264 files to nvidia-oot repo and adds support to to Halify HSP functions for T239. Jira TDS-15438 Change-Id: Ie42d15ab27f9a71312063a4067629030be6869c8 Signed-off-by: Mahesh Kumar <mahkumar@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nv-oot/+/3233122 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
168 lines
4.0 KiB
C
168 lines
4.0 KiB
C
/*
|
|
* Copyright (c) 2023-2024, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*/
|
|
|
|
#include <dce.h>
|
|
#include <dce-util-common.h>
|
|
#include <hw/t264/hw_hsp_dce.h>
|
|
#include <dce-hsp-t264.h>
|
|
|
|
/**
|
|
* ss_set_regs is a 2D array of read-only pointers to a function returning u32.
|
|
*
|
|
* Array of functions that retrun base addresses of shared semaphores set
|
|
* registers in DCE cluster based on the semaphore id and HSP id.
|
|
*/
|
|
static u32 (*const ss_set_regs[DCE_MAX_HSP_T264][DCE_MAX_NO_SS_T264])(void) = {
|
|
[0U] = {
|
|
hsp_0_ss0_set_r,
|
|
hsp_0_ss1_set_r,
|
|
hsp_0_ss2_set_r,
|
|
hsp_0_ss3_set_r,
|
|
},
|
|
[1U] = {
|
|
hsp_1_ss0_set_r,
|
|
hsp_1_ss1_set_r,
|
|
hsp_1_ss2_set_r,
|
|
hsp_1_ss3_set_r,
|
|
},
|
|
};
|
|
|
|
/**
|
|
* ss_clear_regs is a 2D array of read-only pointers to a function
|
|
* returning u32.
|
|
*
|
|
* Array of functions that retrun base addresses of shared semaphores clear
|
|
* registers in DCE cluster based on the semaphore id and HSP id.
|
|
*/
|
|
static u32 (*const ss_clear_regs[DCE_MAX_HSP_T264][DCE_MAX_NO_SS_T264])(void) = {
|
|
[0U] = {
|
|
hsp_0_ss0_clr_r,
|
|
hsp_0_ss1_clr_r,
|
|
hsp_0_ss2_clr_r,
|
|
hsp_0_ss3_clr_r,
|
|
},
|
|
[1U] = {
|
|
hsp_1_ss0_clr_r,
|
|
hsp_1_ss1_clr_r,
|
|
hsp_1_ss2_clr_r,
|
|
hsp_1_ss3_clr_r,
|
|
},
|
|
};
|
|
|
|
/**
|
|
* ss_state_regs is a 2D array of read-only pointers to a function
|
|
* returning u32.
|
|
*
|
|
* Array of functions that retrun base addresses of shared semaphores state
|
|
* registers in DCE cluster based on the semaphore id and HSP id.
|
|
*/
|
|
static u32 (*const ss_state_regs[DCE_MAX_HSP_T264][DCE_MAX_NO_SS_T264])(void) = {
|
|
[0U] = {
|
|
hsp_0_ss0_state_r,
|
|
hsp_0_ss1_state_r,
|
|
hsp_0_ss2_state_r,
|
|
hsp_0_ss3_state_r,
|
|
},
|
|
[1U] = {
|
|
hsp_1_ss0_state_r,
|
|
hsp_1_ss1_state_r,
|
|
hsp_1_ss2_state_r,
|
|
hsp_1_ss3_state_r,
|
|
},
|
|
};
|
|
|
|
/**
|
|
* dce_ss_get_state_t264 - Get the state of ss_#n in the DCE Cluster
|
|
*
|
|
* @d : Pointer to tegra_dce struct.
|
|
* @hsp_id : ID of hsp instance used
|
|
* @id : Shared Semaphore Id.
|
|
*
|
|
* Return : u32
|
|
*/
|
|
u32 dce_ss_get_state_t264(struct tegra_dce *d, u8 hsp_id, u8 id)
|
|
{
|
|
return dce_readl(d, ss_state_regs[hsp_id][id]());
|
|
}
|
|
|
|
/**
|
|
* dce_ss_set_t264 - Set an u32 value to ss_#n in the DCE Cluster
|
|
*
|
|
* @d : Pointer to tegra_dce struct.
|
|
* @bpos : bit to be set.
|
|
* @hsp_id : ID of hsp instance used
|
|
* @id : Shared Semaphore Id.
|
|
*
|
|
* Return : Void
|
|
*/
|
|
void dce_ss_set_t264(struct tegra_dce *d, u8 bpos, u8 hsp_id, u8 id)
|
|
{
|
|
unsigned long val = 0U;
|
|
|
|
if (hsp_id >= DCE_MAX_HSP_T264 || id >= DCE_MAX_NO_SS_T264) {
|
|
dce_err(d, "Invalid HSP ID:%u OR SS ID:%u", hsp_id, id);
|
|
return;
|
|
}
|
|
|
|
val = dce_ss_get_state_t264(d, d->hsp_id, id);
|
|
|
|
/**
|
|
* Debug info. please remove
|
|
*/
|
|
dce_info(d, "Current Value in SS#%d : %lx", id, val);
|
|
|
|
/**
|
|
* TODO :Use DCE_INSERT here.
|
|
*/
|
|
dce_bitmap_set(&val, bpos, 1);
|
|
|
|
/**
|
|
* Debug info. please remove
|
|
*/
|
|
dce_info(d, "Value after bitmap operation : %lx", val);
|
|
|
|
dce_writel(d, ss_set_regs[hsp_id][id](), (u32)val);
|
|
|
|
/**
|
|
* Debug info. please remove
|
|
*/
|
|
val = dce_ss_get_state_t264(d, d->hsp_id, id);
|
|
dce_info(d, "Current Value in SS#%d : %lx", id, val);
|
|
}
|
|
|
|
/**
|
|
* dce_ss_clear_t264 - Clear a bit in ss_#n in the DCE Cluster
|
|
*
|
|
* @d : Pointer to tegra_dce struct.
|
|
* @bpos : bit to be cleared.
|
|
* @hsp_id : ID of hsp instance used
|
|
* @id : Shared Semaphore Id.
|
|
*
|
|
* Return : Void
|
|
*/
|
|
void dce_ss_clear_t264(struct tegra_dce *d, u8 bpos, u8 hsp_id, u8 id)
|
|
{
|
|
unsigned long val;
|
|
|
|
if (hsp_id >= DCE_MAX_HSP_T264 || id >= DCE_MAX_NO_SS_T264) {
|
|
dce_err(d, "Invalid HSP ID:%u OR SS ID:%u", hsp_id, id);
|
|
return;
|
|
}
|
|
|
|
val = dce_ss_get_state_t264(d, d->hsp_id, id);
|
|
|
|
dce_bitmap_set(&val, bpos, 1);
|
|
|
|
dce_writel(d, ss_clear_regs[hsp_id][id](), val);
|
|
}
|