nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-24 10:34:43 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: gv11b: disable SWDX spill buffer invalidates

Browse Source 
Disable SWDX spill buffer invalidates as is required by HW. Since this
register is context-switched, add these in the GR init sequence.

Bug 2040262

Change-Id: I0be10d12516bce6ce6f8fb0e8af5b67f8af92257
Signed-off-by: Sami Kiminki <skiminki@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/1650563
Reviewed-by: Alex Waterman <alexw@nvidia.com>
Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Sami Kiminki
2018-02-01 20:51:33 +02:00
committed by mobile promotions
parent 068217e567
commit 0c0d6ba488
2 changed files with 23 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
drivers/gpu/nvgpu/gv11b/gr_gv11b.c
View File

@@ -2777,6 +2777,13 @@ int gr_gv11b_init_fs_state(struct gk20a *g)
g->gr.fecs_feature_override_ecc_val);
}
/* Disable SWDX spill buffer invalidates */
data = gk20a_readl(g, gr_gpcs_swdx_spill_unit_r());
data = set_field(
data, gr_gpcs_swdx_spill_unit_spill_buffer_cache_mgmt_mode_m(),
gr_gpcs_swdx_spill_unit_spill_buffer_cache_mgmt_mode_disabled_f());
gk20a_writel(g, gr_gpcs_swdx_spill_unit_r(), data);
err = gr_gk20a_init_fs_state(g);
if (err)
return err;

16
drivers/gpu/nvgpu/include/nvgpu/hw/gv11b/hw_gr_gv11b.h
View File

@@ -3840,6 +3840,22 @@ static inline u32 gr_gpcs_swdx_dss_zbc_s_01_to_04_format_r(void)
{
return 0x00418198U;
}
static inline u32 gr_gpcs_swdx_spill_unit_r(void)
{
return 0x00418e9cU;
}
static inline u32 gr_gpcs_swdx_spill_unit_spill_buffer_cache_mgmt_mode_m(void)
{
return 0x1U << 16U;
}
static inline u32 gr_gpcs_swdx_spill_unit_spill_buffer_cache_mgmt_mode_disabled_f(void)
{
return 0x0U;
}
static inline u32 gr_gpcs_swdx_spill_unit_spill_buffer_cache_mgmt_mode_enabled_f(void)
{
return 0x10000U;
}
static inline u32 gr_gpcs_setup_attrib_cb_base_r(void)
{
return 0x00418810U;