nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-23 09:57:08 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: fix MISRA 10.4 Violations

Browse Source 
- Both operands of an operator in which the usual arithmetic conversions
  are performed shall have the same essential type category.

- Add appropriate suffixes to constant values so they will have same
  essential type as other operands in the expression or operation.

JIRA NVGPU-3135

Change-Id: Ibdd3d88ab4a2609638b76bfed0a59a495d8d26dc
Signed-off-by: Seeta Rama Raju <srajum@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/2094278
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Adeel Raza <araza@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Ankur Kishore <ankkishore@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Seeta Rama Raju
2019-04-10 17:36:29 +05:30
committed by mobile promotions
parent 0d7f472f73
commit 257ffe9c75
1 changed files with 12 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files

24
drivers/gpu/nvgpu/include/nvgpu/gr/fecs_trace.h
View File

@@ -36,18 +36,18 @@
#define GK20A_FECS_TRACE_FRAME_PERIOD_US (1000000ULL/60ULL)
#define GK20A_FECS_TRACE_PTIMER_SHIFT 5
#define NVGPU_GPU_CTXSW_TAG_SOF 0x00
#define NVGPU_GPU_CTXSW_TAG_CTXSW_REQ_BY_HOST 0x01
#define NVGPU_GPU_CTXSW_TAG_FE_ACK 0x02
#define NVGPU_GPU_CTXSW_TAG_FE_ACK_WFI 0x0a
#define NVGPU_GPU_CTXSW_TAG_FE_ACK_GFXP 0x0b
#define NVGPU_GPU_CTXSW_TAG_FE_ACK_CTAP 0x0c
#define NVGPU_GPU_CTXSW_TAG_FE_ACK_CILP 0x0d
#define NVGPU_GPU_CTXSW_TAG_SAVE_END 0x03
#define NVGPU_GPU_CTXSW_TAG_RESTORE_START 0x04
#define NVGPU_GPU_CTXSW_TAG_CONTEXT_START 0x05
#define NVGPU_GPU_CTXSW_TAG_ENGINE_RESET 0xfe
#define NVGPU_GPU_CTXSW_TAG_INVALID_TIMESTAMP 0xff
#define NVGPU_GPU_CTXSW_TAG_SOF 0x00U
#define NVGPU_GPU_CTXSW_TAG_CTXSW_REQ_BY_HOST 0x01U
#define NVGPU_GPU_CTXSW_TAG_FE_ACK 0x02U
#define NVGPU_GPU_CTXSW_TAG_FE_ACK_WFI 0x0aU
#define NVGPU_GPU_CTXSW_TAG_FE_ACK_GFXP 0x0bU
#define NVGPU_GPU_CTXSW_TAG_FE_ACK_CTAP 0x0cU
#define NVGPU_GPU_CTXSW_TAG_FE_ACK_CILP 0x0dU
#define NVGPU_GPU_CTXSW_TAG_SAVE_END 0x03U
#define NVGPU_GPU_CTXSW_TAG_RESTORE_START 0x04U
#define NVGPU_GPU_CTXSW_TAG_CONTEXT_START 0x05U
#define NVGPU_GPU_CTXSW_TAG_ENGINE_RESET 0xfeU
#define NVGPU_GPU_CTXSW_TAG_INVALID_TIMESTAMP 0xffU
#define NVGPU_GPU_CTXSW_TAG_LAST \
NVGPU_GPU_CTXSW_TAG_INVALID_TIMESTAMP