nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-24 02:22:34 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: dump eng id and status upon timeout

Browse Source 
Dump eng id and fifo_engine_status if eng fails to idle.
This change is helpful for debugging issues where engine
is not getting idle or intermittently getting idle due to
bad settings of registers in hals set by init_therm_setup_hw
and elcg_init_idle_filters

Bug 2115080

Change-Id: I4c6d144d3fc575db3f30596de6e536fd07753789
Signed-off-by: Seema Khowala <seemaj@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/1722194
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Seema Khowala
2018-05-17 11:26:12 -07:00
committed by mobile promotions
parent 4b1cfa5636
commit 3c44590b58
1 changed files with 10 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
drivers/gpu/nvgpu/gk20a/fifo_gk20a.c
View File

@@ -3685,8 +3685,8 @@ int gk20a_fifo_wait_engine_idle(struct gk20a *g)
{ {
struct nvgpu_timeout timeout; struct nvgpu_timeout timeout;
u32 delay = GR_IDLE_CHECK_DEFAULT; u32 delay = GR_IDLE_CHECK_DEFAULT;
int ret = -ETIMEDOUT; int ret = 0;
u32 i, host_num_engines; u32 i, host_num_engines, status;
nvgpu_log_fn(g, " "); nvgpu_log_fn(g, " ");
@@ -3697,8 +3697,9 @@ int gk20a_fifo_wait_engine_idle(struct gk20a *g)
NVGPU_TIMER_CPU_TIMER); NVGPU_TIMER_CPU_TIMER);
for (i = 0; i < host_num_engines; i++) { for (i = 0; i < host_num_engines; i++) {
ret = -ETIMEDOUT;
do { do {
u32 status = gk20a_readl(g, fifo_engine_status_r(i)); status = gk20a_readl(g, fifo_engine_status_r(i));
if (fifo_engine_status_engine_v(status) == if (fifo_engine_status_engine_v(status) ==
fifo_engine_status_engine_idle_v()) { fifo_engine_status_engine_idle_v()) {
ret = 0; ret = 0;
@@ -3711,7 +3712,12 @@ int gk20a_fifo_wait_engine_idle(struct gk20a *g)
} while (nvgpu_timeout_expired(&timeout) == 0); } while (nvgpu_timeout_expired(&timeout) == 0);
if (ret != 0) { if (ret != 0) {
nvgpu_log_info(g, "cannot idle engine %u", i); /* possible causes:
* check register settings programmed in hal set by
* elcg_init_idle_filters and init_therm_setup_hw
*/
nvgpu_err(g, "cannot idle engine: %u "
"engine_status: 0x%08x", i, status);
break; break;
} }
} }