nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-25 02:52:51 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: pstate interface update

Browse Source 
lpwr_entry_idx member is required
to map pstate with lwpr tables

JIRA DNVGPU-71

Change-Id: I4cad54c61dec7ad7e3c1a60178938d0eeaf65e24
Signed-off-by: Mahantesh Kumbar <mkumbar@nvidia.com>
Reviewed-on: http://git-master/r/1247303
(cherry-picked from commit b1f6e0036922d2104b3d08548219e72a38f2e231)
Reviewed-on: http://git-master/r/1267403
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Mahantesh Kumbar
2016-11-03 13:16:42 +05:30
committed by Deepak Nibade
parent fd2b0a4860
commit 476f44a0a4
2 changed files with 3 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
drivers/gpu/nvgpu/pstate/pstate.c
View File

@@ -177,6 +177,7 @@ int pstate_construct_super(struct gk20a *g, struct boardobj **ppboardobj,
pstate->num = ptmppstate->num;
pstate->clklist = ptmppstate->clklist;
pstate->lpwr_entry_idx = ptmppstate->lpwr_entry_idx;
return 0;
}
@@ -236,6 +237,7 @@ static int parse_pstate_entry_5x(struct gk20a *g,
pstate->super.type = CTRL_PERF_PSTATE_TYPE_3X;
pstate->num = 0x0F - entry->pstate_level;
pstate->clklist.num_info = hdr->clock_entry_count;
pstate->lpwr_entry_idx = entry->lpwr_entry_idx;
gk20a_dbg_info("pstate P%u", pstate->num);

1
drivers/gpu/nvgpu/pstate/pstate.h
View File

@@ -41,6 +41,7 @@ struct clk_set_info_list {
struct pstate {
struct boardobj super;
u32 num;
u8 lpwr_entry_idx;
struct clk_set_info_list clklist;
};