mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 09:12:24 +03:00
gpu: nvgpu: doxygen for common.bus hals
Moved common.bus hals from gk20a.h to newly created file gops_bus.h. Added doxygen documentation for common.bus hal functions. JIRA NVGPU-2445 Change-Id: I45e5f5bbf3bd1cea2b895659a97661a2ea7998f4 Signed-off-by: Seshendra Gadagottu <sgadagottu@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2223748 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
committed by
Alex Waterman
parent
49a620e48a
commit
4a1f49c6f8
@@ -6,7 +6,8 @@
|
||||
bus_fusa:
|
||||
safe: yes
|
||||
owner: Terje B
|
||||
sources: [ hal/bus/bus_gk20a_fusa.c,
|
||||
sources: [ include/nvgpu/gops_bus.h,
|
||||
hal/bus/bus_gk20a_fusa.c,
|
||||
hal/bus/bus_gk20a.h,
|
||||
hal/bus/bus_gm20b_fusa.c, hal/bus/bus_gm20b.h,
|
||||
hal/bus/bus_gp10b_fusa.c, hal/bus/bus_gp10b.h,
|
||||
|
||||
@@ -35,6 +35,7 @@
|
||||
*
|
||||
* - @ref unit-ce
|
||||
* - @ref unit-mm
|
||||
* - @ref unit-common-bus
|
||||
* - @ref unit-fifo
|
||||
* - @ref unit-gr
|
||||
* - @ref unit-fb
|
||||
@@ -139,6 +140,7 @@ enum nvgpu_unit;
|
||||
#include <nvgpu/gops_ce.h>
|
||||
#include <nvgpu/gops_ptimer.h>
|
||||
#include <nvgpu/gops_top.h>
|
||||
#include <nvgpu/gops_bus.h>
|
||||
#include <nvgpu/gops_gr.h>
|
||||
#include <nvgpu/gops_falcon.h>
|
||||
#include <nvgpu/gops_fifo.h>
|
||||
@@ -578,20 +580,7 @@ struct gpu_ops {
|
||||
u32 (*get_litter_value)(struct gk20a *g, int value);
|
||||
int (*chip_init_gpu_characteristics)(struct gk20a *g);
|
||||
|
||||
struct {
|
||||
int (*init_hw)(struct gk20a *g);
|
||||
void (*isr)(struct gk20a *g);
|
||||
int (*bar1_bind)(struct gk20a *g, struct nvgpu_mem *bar1_inst);
|
||||
int (*bar2_bind)(struct gk20a *g, struct nvgpu_mem *bar1_inst);
|
||||
#ifdef CONFIG_NVGPU_DGPU
|
||||
u32 (*set_bar0_window)(struct gk20a *g, struct nvgpu_mem *mem,
|
||||
struct nvgpu_sgt *sgt, struct nvgpu_sgl *sgl,
|
||||
u32 w);
|
||||
#endif
|
||||
u32 (*read_sw_scratch)(struct gk20a *g, u32 index);
|
||||
void (*write_sw_scratch)(struct gk20a *g, u32 index, u32 val);
|
||||
void (*configure_debug_bus)(struct gk20a *g);
|
||||
} bus;
|
||||
struct gops_bus bus;
|
||||
|
||||
struct gops_ptimer ptimer;
|
||||
|
||||
|
||||
133
drivers/gpu/nvgpu/include/nvgpu/gops_bus.h
Normal file
133
drivers/gpu/nvgpu/include/nvgpu/gops_bus.h
Normal file
@@ -0,0 +1,133 @@
|
||||
/*
|
||||
* Copyright (c) 2019, NVIDIA CORPORATION. All rights reserved.
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a
|
||||
* copy of this software and associated documentation files (the "Software"),
|
||||
* to deal in the Software without restriction, including without limitation
|
||||
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||||
* and/or sell copies of the Software, and to permit persons to whom the
|
||||
* Software is furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
||||
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
||||
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
||||
* DEALINGS IN THE SOFTWARE.
|
||||
*/
|
||||
#ifndef NVGPU_GOPS_BUS_H
|
||||
#define NVGPU_GOPS_BUS_H
|
||||
|
||||
#include <nvgpu/types.h>
|
||||
|
||||
/**
|
||||
* @file
|
||||
*
|
||||
* common.bus interface.
|
||||
*/
|
||||
struct gk20a;
|
||||
|
||||
/**
|
||||
*
|
||||
* This structure stores common.bus unit hal pointers.
|
||||
*
|
||||
* @see gpu_ops
|
||||
*/
|
||||
struct gops_bus {
|
||||
/**
|
||||
* @brief Initialize h/w access to gpu bus.
|
||||
*
|
||||
* @param g [in] Pointer to GPU driver struct.
|
||||
*
|
||||
* This function enables interrupts for following errors:
|
||||
* NV_PBUS_INTR_EN_0_PRI_SQUASH - Error due to request sent to
|
||||
* while h/w block is in reset.
|
||||
* NV_PBUS_INTR_EN_0_PRI_FECSERR - Error due to fecs returning
|
||||
* error status from priv ring.
|
||||
* NV_PBUS_INTR_EN_0_PRI_TIMEOUT - Error due to request timing out.
|
||||
* This function also disables access to debug bus on safety build.
|
||||
*
|
||||
* @return 0 in case of success, < 0 in case of failure.
|
||||
*/
|
||||
int (*init_hw)(struct gk20a *g);
|
||||
|
||||
/**
|
||||
* @brief ISR handler for gpu bus errors.
|
||||
*
|
||||
* @param g [in] Pointer to GPU driver struct.
|
||||
*
|
||||
* This functions handles interrupts related to generic gpu bus errors.
|
||||
* These interrupts are reported as host errors with following
|
||||
* description:
|
||||
* Bus Error Type |Host Error
|
||||
* :---------------------------:|:--------------------------:
|
||||
* SQUASH | GPU_HOST_PBUS_SQUASH_ERROR
|
||||
* FECSERR | GPU_HOST_PBUS_FECS_ERROR
|
||||
* TIMEOUT | GPU_HOST_PBUS_TIMEOUT_ERROR
|
||||
* FB_ACK_TIMEOUT | GPU_HOST_PBUS_TIMEOUT_ERROR
|
||||
* FB_ACK_EXTRA | GPU_HOST_PBUS_TIMEOUT_ERROR
|
||||
* FB_RDATA_TIMEOUT | GPU_HOST_PBUS_TIMEOUT_ERROR
|
||||
* FB_RDATA_EXTRA | GPU_HOST_PBUS_TIMEOUT_ERROR
|
||||
* POSTED_DEADLOCK_TIMEOUT | GPU_HOST_PBUS_TIMEOUT_ERROR
|
||||
* ACCESS_TIMEOUT | GPU_HOST_PBUS_TIMEOUT_ERROR
|
||||
*/
|
||||
void (*isr)(struct gk20a *g);
|
||||
|
||||
/**
|
||||
* @brief Binds instance block address space for BAR1 memory access.
|
||||
*
|
||||
* @param g [in] Pointer to GPU driver struct.
|
||||
* @param bar1_inst [in] Instance memory to be used for
|
||||
* BAR1 access.
|
||||
*
|
||||
* BAR1 is generic memory to support sharing of data between h/w and
|
||||
* s/w. As a part of bar1 binding, bar1 is mapped to the virtual memory
|
||||
* space indicated by the instance block pointer and target memory
|
||||
* space. After programming bar1 block register, s/w will wait until
|
||||
* bar1 binding is done for maximum of 1000 retires with 5 usec delay
|
||||
* before each retry.
|
||||
*
|
||||
* @return 0 in case of success, < 0 in case of failure.
|
||||
* @retval -EINVAL if h/w bar1 binding times out.
|
||||
* @retval -EINVAL if s/w init of nvgpu timer fails.
|
||||
*/
|
||||
int (*bar1_bind)(struct gk20a *g, struct nvgpu_mem *bar1_inst);
|
||||
|
||||
/**
|
||||
* @brief Binds instance block address space for BAR2 memory access.
|
||||
*
|
||||
* @param g [in] Pointer to GPU driver struct.
|
||||
* @param bar2_inst [in] Instance memory to be used for
|
||||
* BAR2 access.
|
||||
*
|
||||
* BAR2 is virtual memory set-up done by s/w using system memory for
|
||||
* sharing of data between h/w and s/w, generally used for fault
|
||||
* buffers. As a part of bar2 binding, bar2 is mapped to the virtual
|
||||
* memory space ndicated by the instance block pointer and target
|
||||
* memory space. After programming bar2 block register, s/w will wait
|
||||
* until bar2 binding is done for maximum of 1000 retires with 5 usec
|
||||
* delay before each retry.
|
||||
*
|
||||
* @return 0 in case of success, < 0 in case of failure.
|
||||
* @retval -EINVAL if h/w bar2 binding times out.
|
||||
* @retval -EINVAL if s/w init of nvgpu timer fails.
|
||||
*/
|
||||
int (*bar2_bind)(struct gk20a *g, struct nvgpu_mem *bar2_inst);
|
||||
|
||||
/** @cond DOXYGEN_SHOULD_SKIP_THIS */
|
||||
#ifdef CONFIG_NVGPU_DGPU
|
||||
u32 (*set_bar0_window)(struct gk20a *g, struct nvgpu_mem *mem,
|
||||
struct nvgpu_sgt *sgt, struct nvgpu_sgl *sgl, u32 w);
|
||||
#endif
|
||||
u32 (*read_sw_scratch)(struct gk20a *g, u32 index);
|
||||
void (*write_sw_scratch)(struct gk20a *g, u32 index, u32 val);
|
||||
void (*configure_debug_bus)(struct gk20a *g);
|
||||
/** @endcond DOXYGEN_SHOULD_SKIP_THIS */
|
||||
};
|
||||
|
||||
#endif /* NVGPU_GOPS_BUS_H */
|
||||
|
||||
Reference in New Issue
Block a user