nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-23 18:16:01 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: rename fifo_gv100.[ch]

Browse Source 
Rename
fifo_gv100.[ch] -> hal/fifo/fifo_intr_gv100.[ch]

JIRA NVGPU-3144

Change-Id: I0add5ac7889ba98d5cf53f939f704faf92aa20eb
Signed-off-by: Seema Khowala <seemaj@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/2101278
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Seema Khowala
2019-04-19 11:08:42 -07:00
committed by mobile promotions
parent df831c200b
commit 509fd2c93a
6 changed files with 10 additions and 13 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
drivers/gpu/nvgpu/Makefile
View File

@@ -279,6 +279,7 @@ nvgpu-y += \
hal/fifo/userd_gk20a.o \
hal/fifo/userd_gv11b.o \
hal/fifo/fifo_intr_gk20a.o \
hal/fifo/fifo_intr_gv100.o \
hal/fifo/fifo_intr_gv11b.o \
hal/fifo/mmu_fault_gk20a.o \
hal/fifo/mmu_fault_gm20b.o \
@@ -564,7 +565,6 @@ nvgpu-y += \
gv11b/mm_gv11b.o \
gv100/mm_gv100.o \
gv100/bios_gv100.o \
gv100/fifo_gv100.o \
gv100/gr_gv100.o \
tu104/mm_tu104.o \
tu104/fifo_tu104.o \

2
drivers/gpu/nvgpu/Makefile.sources
View File

@@ -254,7 +254,6 @@ srcs += common/sim/sim.c \
gp106/bios_gp106.c \
gv100/mm_gv100.c \
gv100/bios_gv100.c \
gv100/fifo_gv100.c \
gv100/gr_gv100.c \
tu104/bios_tu104.c \
tu104/fbpa_tu104.c \
@@ -391,6 +390,7 @@ srcs += common/sim/sim.c \
hal/fifo/userd_gk20a.c \
hal/fifo/userd_gv11b.c \
hal/fifo/fifo_intr_gk20a.c \
hal/fifo/fifo_intr_gv100.c \
hal/fifo/fifo_intr_gv11b.c \
hal/fifo/mmu_fault_gk20a.c \
hal/fifo/mmu_fault_gm20b.c \

6
drivers/gpu/nvgpu/gv100/fifo_gv100.c → drivers/gpu/nvgpu/hal/fifo/fifo_intr_gv100.c
View File

@@ -1,6 +1,4 @@
/*
* GV100 fifo
*
* Copyright (c) 2017-2019, NVIDIA CORPORATION. All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
@@ -27,9 +25,9 @@
#include <nvgpu/io.h>
#include <nvgpu/gk20a.h>
#include "fifo_gv100.h"
#include "fifo_intr_gv100.h"
#include <nvgpu/hw/gk20a/hw_fifo_gk20a.h>
#include <nvgpu/hw/gv100/hw_fifo_gv100.h>
void gv100_fifo_intr_set_recover_mask(struct gk20a *g)

9
drivers/gpu/nvgpu/gv100/fifo_gv100.h → drivers/gpu/nvgpu/hal/fifo/fifo_intr_gv100.h
View File

@@ -1,6 +1,4 @@
/*
* GV100 Fifo
*
* Copyright (c) 2017-2019, NVIDIA CORPORATION. All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
@@ -22,12 +20,13 @@
* DEALINGS IN THE SOFTWARE.
*/
#ifndef FIFO_GV100_H
#define FIFO_GV100_H
#ifndef NVGPU_FIFO_INTR_GV100_H
#define NVGPU_FIFO_INTR_GV100_H
#include <nvgpu/types.h>
struct gk20a;
void gv100_fifo_intr_set_recover_mask(struct gk20a *g);
void gv100_fifo_intr_unset_recover_mask(struct gk20a *g);
#endif
#endif /* NVGPU_FIFO_INTR_GV100_H */

2
drivers/gpu/nvgpu/hal/init/hal_gv100.c
View File

@@ -80,6 +80,7 @@
#include "hal/fifo/userd_gv11b.h"
#include "hal/fifo/usermode_gv11b.h"
#include "hal/fifo/fifo_intr_gk20a.h"
#include "hal/fifo/fifo_intr_gv100.h"
#include "hal/fifo/fifo_intr_gv11b.h"
#include "hal/fifo/ctxsw_timeout_gk20a.h"
#include "hal/gr/fecs_trace/fecs_trace_gm20b.h"
@@ -146,7 +147,6 @@
#include "hal_gv100.h"
#include "gv100/bios_gv100.h"
#include "gv100/fifo_gv100.h"
#include "gv100/gr_gv100.h"
#include "gv100/mm_gv100.h"
#include "hal/clk/clk_gv100.h"

2
drivers/gpu/nvgpu/hal/init/hal_tu104.c
View File

@@ -83,6 +83,7 @@
#include "hal/fifo/userd_gk20a.h"
#include "hal/fifo/userd_gv11b.h"
#include "hal/fifo/fifo_intr_gk20a.h"
#include "hal/fifo/fifo_intr_gv100.h"
#include "hal/fifo/fifo_intr_gv11b.h"
#include "hal/fifo/ctxsw_timeout_gv11b.h"
#include "hal/gr/ecc/ecc_tu104.h"
@@ -158,7 +159,6 @@
#include "gv11b/mm_gv11b.h"
#include "gv11b/fifo_gv11b.h"
#include "gv100/fifo_gv100.h"
#include "gv100/gr_gv100.h"
#include "tu104/mm_tu104.h"