nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-25 02:52:51 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: add debugger flag for hal.gr.gr unit

Browse Source 
Add NVGPU_DEBUGGER flag for common.hal.gr.gr unit and corresponding
hals.

Also add this flag for deferred reset functionality

Jira NVGPU-3506

Change-Id: Iee4fbc1305346bb4d779cd69e8fd5539cb07206b
Signed-off-by: Deepak Nibade <dnibade@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/2130149
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Deepak Nibade
2019-05-29 18:08:07 +05:30
committed by mobile promotions
parent d315f2a7e2
commit 649a2b57a8
25 changed files with 95 additions and 15 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
drivers/gpu/nvgpu/common/fifo/engines.c
View File

@@ -563,6 +563,7 @@ void nvgpu_engine_reset(struct gk20a *g, u32 engine_id)
nvgpu_err(g, "failed to halt gr pipe");
}
#ifdef NVGPU_DEBUGGER
/*
* resetting engine using mc_enable_r() is not
* enough, we do full init sequence
@@ -573,6 +574,7 @@ void nvgpu_engine_reset(struct gk20a *g, u32 engine_id)
if (err != 0) {
nvgpu_err(g, "failed to reset gr engine");
}
#endif
} else {
nvgpu_log(g, gpu_dbg_info,
"HALT gr pipe not supported and "
@@ -922,6 +924,7 @@ u32 nvgpu_engine_get_runlist_busy_engines(struct gk20a *g, u32 runlist_id)
return eng_bitmask;
}
#ifdef NVGPU_DEBUGGER
bool nvgpu_engine_should_defer_reset(struct gk20a *g, u32 engine_id,
u32 engine_subid, bool fake_fault)
{
@@ -962,6 +965,7 @@ bool nvgpu_engine_should_defer_reset(struct gk20a *g, u32 engine_id,
return g->ops.engine.is_fault_engine_subid_gpc(g, engine_subid);
}
#endif
u32 nvgpu_engine_mmu_fault_id_to_veid(struct gk20a *g, u32 mmu_fault_id,
u32 gr_eng_fault_id)