nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-24 10:34:43 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: use accessors for sc pdb

Browse Source 
Use accessors to program subctx pdb:
- ram_in_sc_pdb_valid_w
- ram_in_sc_page_dir_base_vol_w
- ram_in_sc_page_dir_base_hi_w

Jira NVGPU-3015

Change-Id: I6905c04326230ef552c87d9a3c89703c07a3334b
Signed-off-by: Thomas Fleury <tfleury@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/2090830
Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com>
Reviewed-by: svc-mobile-misra <svc-mobile-misra@nvidia.com>
Reviewed-by: svc-misra-checker <svc-misra-checker@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Alex Waterman <alexw@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Thomas Fleury
2019-04-04 10:20:25 -07:00
committed by mobile promotions
parent 4242499d2f
commit 67b4f92fe7
1 changed files with 7 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
drivers/gpu/nvgpu/hal/fifo/ramin_gv11b.c
View File

@@ -48,9 +48,12 @@ void gv11b_ramin_set_gr_ptr(struct gk20a *g,
static void gv11b_subctx_commit_valid_mask(struct gk20a *g,
struct nvgpu_mem *inst_block)
{
u32 id;
/* Make all subctx pdbs valid */
nvgpu_mem_wr32(g, inst_block, 166, U32_MAX);
nvgpu_mem_wr32(g, inst_block, 167, U32_MAX);
for (id = 0U; id < ram_in_sc_pdb_valid__size_1_v(); id += 32U) {
nvgpu_mem_wr32(g, inst_block, ram_in_sc_pdb_valid_w(id), U32_MAX);
}
}
static void gv11b_subctx_commit_pdb(struct gk20a *g,
@@ -88,8 +91,8 @@ static void gv11b_subctx_commit_pdb(struct gk20a *g,
nvgpu_log(g, gpu_dbg_info, " pdb info lo %x hi %x",
format_word, pdb_addr_hi);
for (subctx_id = 0U; subctx_id < max_subctx_count; subctx_id++) {
lo = ram_in_sc_page_dir_base_vol_0_w() + (4U * subctx_id);
hi = ram_in_sc_page_dir_base_hi_0_w() + (4U * subctx_id);
lo = ram_in_sc_page_dir_base_vol_w(subctx_id);
hi = ram_in_sc_page_dir_base_hi_w(subctx_id);
nvgpu_mem_wr32(g, inst_block, lo, format_word);
nvgpu_mem_wr32(g, inst_block, hi, pdb_addr_hi);
}