nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-24 10:34:43 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: use engine_id to access engine_info

Browse Source 
Generalize use of "engine_id" variable name to index f->engine_info.

Jira NVGPU-4511

Change-Id: Ie3bc2c701dc3bab833d6ac134273dd6a102528c2
Signed-off-by: Thomas Fleury <tfleury@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/2262219
Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com>
Reviewed-by: svc-mobile-misra <svc-mobile-misra@nvidia.com>
Reviewed-by: svc-mobile-cert <svc-mobile-cert@nvidia.com>
Reviewed-by: Vijayakumar Subbu <vsubbu@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Thomas Fleury
2019-12-13 12:42:31 -05:00
committed by Alex Waterman
parent 66b68edd6b
commit 6fa5da61d7
17 changed files with 141 additions and 142 deletions
Download Patch File Download Diff File Expand all files Collapse all files

18
userspace/units/cg/nvgpu-cg.c
View File

@@ -522,14 +522,14 @@ int test_cg(struct unit_module *m, struct gk20a *g, void *args)
static int elcg_add_engine_therm_regs(struct gk20a *g)
{
u32 i;
u32 active_engine_id = 0;
u32 engine_id = 0;
struct nvgpu_fifo *f = &g->fifo;
for (i = 0U; i < f->num_engines; i++) {
active_engine_id = f->active_engines_list[i];
engine_id = f->active_engines_list[i];
if (nvgpu_posix_io_add_reg_space(g,
therm_gate_ctrl_r(active_engine_id), 0x4) != 0) {
therm_gate_ctrl_r(engine_id), 0x4) != 0) {
return UNIT_FAIL;
}
}
@@ -540,28 +540,28 @@ static int elcg_add_engine_therm_regs(struct gk20a *g)
static void elcg_delete_engine_therm_regs(struct gk20a *g)
{
u32 i;
u32 active_engine_id = 0;
u32 engine_id = 0;
struct nvgpu_fifo *f = &g->fifo;
for (i = 0U; i < f->num_engines; i++) {
active_engine_id = f->active_engines_list[i];
engine_id = f->active_engines_list[i];
nvgpu_posix_io_delete_reg_space(g,
therm_gate_ctrl_r(active_engine_id));
therm_gate_ctrl_r(engine_id));
}
}
static int verify_elcg_status(struct gk20a *g, u32 cg_mode)
{
u32 i;
u32 active_engine_id = 0;
u32 engine_id = 0;
struct nvgpu_fifo *f = &g->fifo;
int err = UNIT_SUCCESS;
u32 gate_r;
for (i = 0; i < f->num_engines; i++) {
active_engine_id = f->active_engines_list[i];
gate_r = nvgpu_readl(g, therm_gate_ctrl_r(active_engine_id));
engine_id = f->active_engines_list[i];
gate_r = nvgpu_readl(g, therm_gate_ctrl_r(engine_id));
if (cg_mode == ELCG_RUN) {
if (get_field(gate_r,