mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 02:22:34 +03:00
gpu: nvgpu: Add grad slowdown HW register masks
Change-Id: I8d64c36d569e79cad3648bad248624290319ac2d Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-on: http://git-master/r/839367 Reviewed-by: Automatic_Commit_Validation_User GVS: Gerrit_Virtual_Submit Reviewed-by: Deepak Nibade <dnibade@nvidia.com> Reviewed-by: Seshendra Gadagottu <sgadagottu@nvidia.com>
This commit is contained in:
@@ -262,18 +262,34 @@ static inline u32 therm_grad_stepping_table_slowdown_factor1_f(u32 v)
|
||||
{
|
||||
return (v & 0x3f) << 6;
|
||||
}
|
||||
static inline u32 therm_grad_stepping_table_slowdown_factor1_m(void)
|
||||
{
|
||||
return 0x3f << 6;
|
||||
}
|
||||
static inline u32 therm_grad_stepping_table_slowdown_factor2_f(u32 v)
|
||||
{
|
||||
return (v & 0x3f) << 12;
|
||||
}
|
||||
static inline u32 therm_grad_stepping_table_slowdown_factor2_m(void)
|
||||
{
|
||||
return 0x3f << 12;
|
||||
}
|
||||
static inline u32 therm_grad_stepping_table_slowdown_factor3_f(u32 v)
|
||||
{
|
||||
return (v & 0x3f) << 18;
|
||||
}
|
||||
static inline u32 therm_grad_stepping_table_slowdown_factor3_m(void)
|
||||
{
|
||||
return 0x3f << 18;
|
||||
}
|
||||
static inline u32 therm_grad_stepping_table_slowdown_factor4_f(u32 v)
|
||||
{
|
||||
return (v & 0x3f) << 24;
|
||||
}
|
||||
static inline u32 therm_grad_stepping_table_slowdown_factor4_m(void)
|
||||
{
|
||||
return 0x3f << 24;
|
||||
}
|
||||
static inline u32 therm_grad_stepping0_r(void)
|
||||
{
|
||||
return 0x000202c0;
|
||||
|
||||
Reference in New Issue
Block a user