mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-24 10:34:43 +03:00
gpu: nvgpu: falcon controller HAL init
- Assign base address for falcon based on falcon id. - Init mutex for falcon - Init ops with NULL Change-Id: I9efee5c2b15106c7dfc6e55c996f62c7f7b85fc2 Signed-off-by: Mahantesh Kumbar <mkumbar@nvidia.com> Reviewed-on: http://git-master/r/1468452 Reviewed-by: svccoveritychecker <svccoveritychecker@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Vijayakumar Subbu <vsubbu@nvidia.com>
This commit is contained in:
committed by
mobile promotions
parent
f30a685f48
commit
940cd280e1
@@ -63,6 +63,7 @@ nvgpu-y := \
|
||||
gk20a/kind_gk20a.o \
|
||||
gk20a/mm_gk20a.o \
|
||||
gk20a/pmu_gk20a.o \
|
||||
gk20a/flcn_gk20a.o \
|
||||
gk20a/priv_ring_gk20a.o \
|
||||
gk20a/fence_gk20a.o \
|
||||
gk20a/therm_gk20a.o \
|
||||
|
||||
68
drivers/gpu/nvgpu/gk20a/flcn_gk20a.c
Normal file
68
drivers/gpu/nvgpu/gk20a/flcn_gk20a.c
Normal file
@@ -0,0 +1,68 @@
|
||||
/*
|
||||
* Copyright (c) 2017, NVIDIA CORPORATION. All rights reserved.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms and conditions of the GNU General Public License,
|
||||
* version 2, as published by the Free Software Foundation.
|
||||
*
|
||||
* This program is distributed in the hope it will be useful, but WITHOUT
|
||||
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||||
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
||||
* more details.
|
||||
*/
|
||||
#include "gk20a/gk20a.h"
|
||||
|
||||
static void gk20a_falcon_ops(struct nvgpu_falcon *flcn)
|
||||
{
|
||||
struct nvgpu_falcon_ops *flcn_ops = &flcn->flcn_ops;
|
||||
struct nvgpu_falcon_version_ops *flcn_vops = &flcn->flcn_vops;
|
||||
|
||||
flcn_ops->reset = NULL;
|
||||
flcn_ops->enable_irq = NULL;
|
||||
flcn_ops->fbif_transcfg = NULL;
|
||||
flcn_ops->read_hwcfg = NULL;
|
||||
flcn_ops->write_hwcfg = NULL;
|
||||
flcn_ops->copy_from_dmem = NULL;
|
||||
flcn_ops->copy_to_dmem = NULL;
|
||||
flcn_ops->dma_copy = NULL;
|
||||
flcn_ops->mailbox_read = NULL;
|
||||
flcn_ops->mailbox_write = NULL;
|
||||
flcn_ops->get_unit_status = NULL;
|
||||
flcn_ops->dump_falcon_stats = NULL;
|
||||
|
||||
flcn_vops->start_cpu_secure = NULL;
|
||||
flcn_vops->write_dmatrfbase = NULL;
|
||||
}
|
||||
|
||||
void gk20a_falcon_hal_sw_init(struct nvgpu_falcon *flcn)
|
||||
{
|
||||
struct gk20a *g = flcn->g;
|
||||
|
||||
|
||||
switch (flcn->flcn_id) {
|
||||
case FALCON_ID_PMU:
|
||||
flcn->flcn_base = FALCON_PWR_BASE;
|
||||
break;
|
||||
case FALCON_ID_SEC2:
|
||||
flcn->flcn_base = FALCON_SEC_BASE;
|
||||
break;
|
||||
case FALCON_ID_FECS:
|
||||
flcn->flcn_base = FALCON_FECS_BASE;
|
||||
break;
|
||||
case FALCON_ID_GPCCS:
|
||||
flcn->flcn_base = FALCON_GPCCS_BASE;
|
||||
break;
|
||||
default:
|
||||
nvgpu_err(g, "Invalid flcn request");
|
||||
break;
|
||||
}
|
||||
|
||||
nvgpu_mutex_init(&flcn->copy_lock);
|
||||
|
||||
gk20a_falcon_ops(flcn);
|
||||
}
|
||||
|
||||
void gk20a_falcon_init_hal(struct gpu_ops *gops)
|
||||
{
|
||||
gops->falcon.falcon_hal_sw_init = gk20a_falcon_hal_sw_init;
|
||||
}
|
||||
19
drivers/gpu/nvgpu/gk20a/flcn_gk20a.h
Normal file
19
drivers/gpu/nvgpu/gk20a/flcn_gk20a.h
Normal file
@@ -0,0 +1,19 @@
|
||||
/*
|
||||
* Copyright (c) 2017, NVIDIA CORPORATION. All rights reserved.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms and conditions of the GNU General Public License,
|
||||
* version 2, as published by the Free Software Foundation.
|
||||
*
|
||||
* This program is distributed in the hope it will be useful, but WITHOUT
|
||||
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||||
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
||||
* more details.
|
||||
*/
|
||||
#ifndef __FLCN_GK20A_H__
|
||||
#define __FLCN_GK20A_H__
|
||||
|
||||
void gk20a_falcon_sw_init(struct nvgpu_falcon *flcn);
|
||||
void gk20a_falcon_init_hal(struct gpu_ops *gops);
|
||||
|
||||
#endif /* __FLCN_GK20A_H__ */
|
||||
@@ -3,7 +3,7 @@
|
||||
*
|
||||
* GK20A Tegra HAL interface.
|
||||
*
|
||||
* Copyright (c) 2014-2016, NVIDIA CORPORATION. All rights reserved.
|
||||
* Copyright (c) 2014-2017, NVIDIA CORPORATION. All rights reserved.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms and conditions of the GNU General Public License,
|
||||
@@ -26,6 +26,7 @@
|
||||
#include "fecs_trace_gk20a.h"
|
||||
#include "mm_gk20a.h"
|
||||
#include "mc_gk20a.h"
|
||||
#include "flcn_gk20a.h"
|
||||
#include "pmu_gk20a.h"
|
||||
#include "clk_gk20a.h"
|
||||
#include "regops_gk20a.h"
|
||||
@@ -162,6 +163,7 @@ int gk20a_init_hal(struct gk20a *g)
|
||||
gk20a_init_ce2(gops);
|
||||
gk20a_init_gr_ctx(gops);
|
||||
gk20a_init_mm(gops);
|
||||
gk20a_falcon_init_hal(gops);
|
||||
gk20a_init_pmu_ops(gops);
|
||||
gk20a_init_clk_ops(gops);
|
||||
gk20a_init_regops(gops);
|
||||
|
||||
Reference in New Issue
Block a user