nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-24 02:22:34 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: unset runlist_entry_size HAL for vgpu

Browse Source 
gpu_ops.runlist.runlist_entry_size is not accessed on vgpu; vgpu uses a
software format when messaging the runlist contents to the server. Set
the HAL op to NULL for gp10b and gv11b vgpus.

Also add some documentation for the hardcoded vgpu entry size (u16).

Jira NVGPU-1309

Change-Id: Iac14cabb834a13b01e98208ec3a9a60151a9c34d
Signed-off-by: Konsta Holtta <kholtta@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/2005561
Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com>
Reviewed-by: svc-mobile-misra <svc-mobile-misra@nvidia.com>
Reviewed-by: svc-misra-checker <svc-misra-checker@nvidia.com>
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Thomas Fleury <tfleury@nvidia.com>
Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Konsta Holtta
2019-01-22 13:13:12 +02:00
committed by mobile promotions
parent d8a9b899f4
commit aa025c9f28
3 changed files with 8 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
drivers/gpu/nvgpu/vgpu/fifo_vgpu.c
View File

@@ -239,7 +239,13 @@ static int vgpu_init_fifo_setup_sw(struct gk20a *g)
f->g = g;
f->num_channels = priv->constants.num_channels;
/*
* This is not the HW format you're looking for (see
* vgpu_fifo_update_runlist_locked(), vgpu_submit_runlist())
*/
f->runlist_entry_size = (u32)sizeof(u16);
f->num_runlist_entries = f->num_channels;
f->max_engines = nvgpu_get_litter_value(g, GPU_LIT_HOST_NUM_ENGINES);

2
drivers/gpu/nvgpu/vgpu/gp10b/vgpu_hal_gp10b.c
View File

@@ -430,7 +430,7 @@ static const struct gpu_ops vgpu_gp10b_ops = {
.update_runlist = vgpu_fifo_update_runlist,
.set_runlist_interleave = vgpu_fifo_set_runlist_interleave,
.eng_runlist_base_size = gk20a_fifo_runlist_base_size,
.runlist_entry_size = gk20a_fifo_runlist_entry_size,
.runlist_entry_size = NULL,
.get_tsg_runlist_entry = gk20a_get_tsg_runlist_entry,
.get_ch_runlist_entry = gk20a_get_ch_runlist_entry,
.runlist_hw_submit = NULL,

2
drivers/gpu/nvgpu/vgpu/gv11b/vgpu_hal_gv11b.c
View File

@@ -508,7 +508,7 @@ static const struct gpu_ops vgpu_gv11b_ops = {
.update_runlist = vgpu_fifo_update_runlist,
.set_runlist_interleave = vgpu_fifo_set_runlist_interleave,
.eng_runlist_base_size = gv11b_fifo_runlist_base_size,
.runlist_entry_size = gv11b_fifo_runlist_entry_size,
.runlist_entry_size = NULL,
.get_tsg_runlist_entry = gv11b_get_tsg_runlist_entry,
.get_ch_runlist_entry = gv11b_get_ch_runlist_entry,
.runlist_hw_submit = NULL,