nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-23 09:57:08 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: compile out FENCES from safety build

Browse Source 
Add CONFIG_NVGPU_FENCE safety build flag to compile out
common/fence/fence.c from safety build.

Jira NVGPU-3429

Change-Id: I726b3aa85fee26e314ed1677b9a0df284ccd7c45
Signed-off-by: Debarshi Dutta <ddutta@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/2143512
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Debarshi Dutta
2019-07-04 16:18:00 +05:30
committed by mobile promotions
parent ffda24df36
commit b43fbafa93
2 changed files with 7 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
drivers/gpu/nvgpu/Makefile.shared.configs
View File

@@ -80,6 +80,9 @@ NVGPU_COMMON_CFLAGS += -DCONFIG_NVGPU_CHANNEL_WDT
CONFIG_NVGPU_KERNEL_MODE_SUBMIT := 1 CONFIG_NVGPU_KERNEL_MODE_SUBMIT := 1
NVGPU_COMMON_CFLAGS += -DCONFIG_NVGPU_KERNEL_MODE_SUBMIT NVGPU_COMMON_CFLAGS += -DCONFIG_NVGPU_KERNEL_MODE_SUBMIT
# Enable fences for safety build till until we switch to user mode submits only
CONFIG_NVGPU_FENCE := 1
NVGPU_COMMON_CFLAGS += -DCONFIG_NVGPU_FIFO_ENGINE_ACTIVITY NVGPU_COMMON_CFLAGS += -DCONFIG_NVGPU_FIFO_ENGINE_ACTIVITY
# Enable Channel/TSG Scheduling for safety build until devctl whitelisting is done # Enable Channel/TSG Scheduling for safety build until devctl whitelisting is done

5
drivers/gpu/nvgpu/Makefile.sources
View File

@@ -146,7 +146,6 @@ srcs += common/utils/enabled.c \
common/fifo/pbdma_status.c \ common/fifo/pbdma_status.c \
common/fifo/userd.c \ common/fifo/userd.c \
common/mc/mc.c \ common/mc/mc.c \
common/fence/fence.c \
hal/mc/mc_gm20b.c \ hal/mc/mc_gm20b.c \
hal/mc/mc_gp10b.c \ hal/mc/mc_gp10b.c \
hal/bus/bus_gk20a.c \ hal/bus/bus_gk20a.c \
@@ -383,6 +382,10 @@ srcs += common/fifo/submit.c \
hal/sync/sema_cmdbuf_gv11b.c hal/sync/sema_cmdbuf_gv11b.c
endif endif
ifeq ($(CONFIG_NVGPU_FENCE),1)
srcs += common/fence/fence.c
endif
ifeq ($(CONFIG_NVGPU_FECS_TRACE),1) ifeq ($(CONFIG_NVGPU_FECS_TRACE),1)
srcs += common/gr/fecs_trace.c \ srcs += common/gr/fecs_trace.c \
hal/gr/fecs_trace/fecs_trace_gm20b.c \ hal/gr/fecs_trace/fecs_trace_gm20b.c \