nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-22 17:36:20 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: gops: mc: add doxygen for ltc_isr

Browse Source 
Add doxygen for mc.ltc_isr, since it is getting called
from fusa code.

Jira NVGPU-6182

Change-Id: I1995cb6a2caef11f0b982b76b5dcd8d809d78a44
Signed-off-by: Seshendra Gadagottu <sgadagottu@nvidia.com>
(cherry picked from commit 8ddc5e9dbbe7d711baafe1e824111010fcc969fb)
Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2488417
GVS: Gerrit_Virtual_Submit
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Reviewed-by: Alex Waterman <alexw@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Seshendra Gadagottu
2021-02-16 19:41:33 -08:00
committed by mobile promotions
parent d6b49345cd
commit ca636eaeb7
1 changed files with 16 additions and 18 deletions
Download Patch File Download Diff File Expand all files Collapse all files

34
drivers/gpu/nvgpu/include/nvgpu/gops/mc.h
View File

@@ -200,7 +200,22 @@ struct gops_mc {
bool (*is_stall_and_eng_intr_pending)(struct gk20a *g,
u32 engine_id, u32 *eng_intr_pending);
/**
* @brief Interrupt Service Routine (ISR) for handling the Level Two
* Cache (LTC) interrupts.
*
* @param g [in] The GPU driver struct.
*
* This function is invoked to handle the LTC interrupts from
* #isr_stall.
*
* Steps:
* - Read mc_intr_ltc_r register to get the interrupts status for LTCs.
* - For each ltc from index 0 to nvgpu_ltc_get_ltc_count(\a g)
* - If interrupt bitmask is set in the interrupts status register
* - Invoke g->ops.ltc.intr.isr.
*/
void (*ltc_isr)(struct gk20a *g);
/** @cond DOXYGEN_SHOULD_SKIP_THIS */
@@ -252,23 +267,6 @@ struct gops_mc {
void (*fbpa_isr)(struct gk20a *g);
#endif
/**
* @brief Interrupt Service Routine (ISR) for handling the Level Two
* Cache (LTC) interrupts.
*
* @param g [in] The GPU driver struct.
*
* This function is invoked to handle the LTC interrupts from
* #isr_stall.
*
* Steps:
* - Read mc_intr_ltc_r register to get the interrupts status for LTCs.
* - For each ltc from index 0 to nvgpu_ltc_get_ltc_count(\a g)
* - If interrupt bitmask is set in the interrupts status register
* - Invoke g->ops.ltc.intr.isr.
*/
void (*ltc_isr)(struct gk20a *g);
#if defined(CONFIG_NVGPU_HAL_NON_FUSA) && defined(CONFIG_NVGPU_NEXT)
#include "include/nvgpu/nvgpu_next_gops_mc.h"
#endif