nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-24 10:34:43 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: add BVEC tests for common.mc unit

Browse Source 
Add BVEC tests for following common.mc unit APIs:
1. nvgpu_mc_intr_stall_unit_config
2. nvgpu_mc_intr_nonstall_unit_config
3. mc.reset_mask

Changed the WARN to nvgpu_err in mc.reset_mask. Invalid inputs are
handled properly.

Updated the MC unit test logic w.r.t mc_intr_en_r, mc_intr_en_set_r
and mc_intr_en_clear_r semantics.

JIRA NVGPU-6399

Change-Id: I6a3ae42ac37cd6b586f6c71de338595e6cb04a37
Signed-off-by: Sagar Kamble <skamble@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2542591
(cherry picked from commit b9908c979e8964a216141cc6ed475c7de2f2cc0b)
Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2623631
Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com>
Reviewed-by: svc-mobile-misra <svc-mobile-misra@nvidia.com>
Reviewed-by: svc-mobile-cert <svc-mobile-cert@nvidia.com>
Reviewed-by: Vaibhav Kachore <vkachore@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
GVS: Gerrit_Virtual_Submit
This commit is contained in:
Sagar Kamble
2021-06-10 14:42:35 +05:30
committed by mobile promotions
parent e8ba95c74b
commit cdfbd4313b
4 changed files with 140 additions and 62 deletions
Download Patch File Download Diff File Expand all files Collapse all files

57
userspace/units/mc/nvgpu-mc.h
View File

@@ -77,35 +77,52 @@ int test_mc_free_env(struct unit_module *m, struct gk20a *g, void *args);
* Description: Validate function of nvgpu_cic_mon_intr_stall_unit_config and
* nvgpu_cic_mon_intr_nonstall_unit_config.
*
* Test Type: Feature, Error guessing
* Test Type: Feature, Error guessing, Boundary Value
*
* Targets: nvgpu_cic_mon_intr_stall_unit_config, nvgpu_cic_mon_intr_nonstall_unit_config,
* mc_gp10b_intr_stall_unit_config, mc_gp10b_intr_nonstall_unit_config
*
* Input: test_mc_setup_env must have been run.
*
* Equivalence classes:
* Variable: unit
* - Valid : { 0 - 7 }
* - Invalid : { 8 - U32_MAX }
* Variable: enable
* - {false, true}
*
* Steps:
* - Set each of the mock registers for enabling & disabling the stall &
* non-stall interrupts to 0.
* non-stall interrupts and the interrupt enabled registers to 0.
* - Loop through table of units:
* - Call nvgpu_cic_mon_intr_stall_unit_config for the unit to enable the stall
* interrupt.
* - Verify the stall interrupt enable register has the bit set for the unit.
* - Call nvgpu_cic_mon_intr_stall_unit_config for the unit to disable the interrupt.
* - Verify the stall interrupt disable register has the bit set for the unit.
* - Verify the stall interrupt enable register has the bit cleared for the unit.
* - Call nvgpu_cic_mon_intr_nonstall_unit_config for the unit to enable the
* non-stall interrupt.
* - Verify the non-stall interrupt enable register has the bit set for the unit.
* - Call nvgpu_cic_mon_intr_nonstall_unit_config for the unit to disable the interrupt.
* - Verify the non-stall interrupt disable register has the bit set for the unit.
* - Clear the stall enable register.
* - For negative testing, call nvgpu_cic_mon_intr_stall_unit_config() with an
* invalid unit number, and verify no bits are set in the stall interrupt
* enable register.
* - Clear the stall enable register.
* - For negative testing, call nvgpu_cic_mon_intr_nonstall_unit_config() with an
* invalid unit number, and verify no bits are set in the non-stall interrupt
* enable register.
* - Verify the non-stall interrupt enable register has the bit cleared for the unit.
* - Loop through combination of invalid "unit" (8, 100, U32_MAX) and "enable"
* (false, true) values:
* - Clear stall interrupt enable register.
* - Call nvgpu_cic_mon_intr_stall_unit_config() with an invalid unit number to attempt
* enabling the interrupt, and verify no bits are set in the stall interrupt
* enable register.
* - Set all bits in stall interrupt enable register.
* - Call nvgpu_cic_mon_intr_stall_unit_config() with an invalid unit number to attempt
* disabling the interrupt, and verify no bits are cleared in the stall interrupt
* enable register.
* - Clear non-stall interrupt enable register.
* - Call nvgpu_cic_mon_intr_nonstall_unit_config() with an invalid unit number to attempt
* enabling the interrupt, and verify no bits are set in the non-stall interrupt
* enable register.
* - Set all bits in non-stall interrupt enable register.
* - Call nvgpu_cic_mon_intr_nonstall_unit_config() with an invalid unit number to attempt
* disabling the interrupt, and verify no bits are cleared in the non-stall interrupt
* enable register.
*
* Output: Returns PASS if expected result is met, FAIL otherwise.
*/
@@ -313,17 +330,25 @@ int test_enable_disable_reset(struct unit_module *m, struct gk20a *g, void *args
*
* Description: Validate functionality of HAL to get reset mask for a unit.
*
* Test Type: Feature, Error guessing
* Test Type: Feature, Error guessing, Boundary Value
*
* Targets: gops_mc.reset_mask, gm20b_mc_reset_mask
*
* Input: test_mc_setup_env must have been run.
*
* Input:
*
* Equivalence classes:
* Variable: unit
* - Valid : { 0 - 3 }
* - Invalid : { INT_MIN - -1 }, {4 - INT_MAX}
*
* Steps:
* - Call the enable HAL API for a number of units and verify the correct
* mask is returned.
* - For branch coverage pass in an invalid Unit number, and verify the mask
* returned is 0.
* mask is returned. This covers the valid class from above.
* - For branch coverage and invalid class coverage pass in an invalid Unit
* numbers {INT_MIN, -1, 4, 100, INT_MAX}, and verify the mask returned
* is 0.
*
* Output: Returns PASS if expected result is met, FAIL otherwise.
*/