gpu: nvgpu: Remove switching alt_clk to slowclk

nvlink alt_clk switch defaults to slowclk; the init
value of register field is slowclk.
So we need not program the register field 'clk_alt_switchfinalsel'.

Also the code lines were not taking effect as the value is not
written back to the register.

JIRA NVGPU-966

Change-Id: I75904e94a8e113c17fb3bf8c414174c549ad893e
Signed-off-by: Tejal Kudav <tkudav@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/1795050
Reviewed-by: svc-misra-checker <svc-misra-checker@nvidia.com>
Reviewed-by: svccoveritychecker <svccoveritychecker@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Vijayakumar Subbu <vsubbu@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Tejal Kudav
2018-08-08 15:49:35 +05:30
committed by mobile promotions
parent 7842a9459c
commit e486ff45d0

View File

@@ -1533,9 +1533,6 @@ static void gv100_nvlink_prog_alt_clk(struct gk20a *g)
tmp &= ~trim_sys_nvl_common_clk_alt_switch_slowclk_m();
tmp |= trim_sys_nvl_common_clk_alt_switch_slowclk_xtal4x_f();
gk20a_writel(g, trim_sys_nvl_common_clk_alt_switch_r(), tmp);
tmp &= ~trim_sys_nvl_common_clk_alt_switch_finalsel_m();
tmp |= trim_sys_nvl_common_clk_alt_switch_finalsel_slowclk_f();
}
static int gv100_nvlink_enable_links_pre_top(struct gk20a *g, u32 links)