nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-22 09:12:24 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: add pmu hals to resolve mismatch

Browse Source 
Add the following HALs to avoid the duplication
of code for future chips:
- set_mailbox1
- get_ecc_address
- get_ecc_status
- set_ecc_status

JIRA NVGPU-9758

Change-Id: I54ce3dfaae2873dbcd88edabbd877eca9f3d1fdb
Signed-off-by: Divya <dsinghatwari@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2898016
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Divya
2023-05-03 15:36:08 +00:00
committed by mobile promotions
parent 24a533c9dc
commit ef1fb41e54
12 changed files with 54 additions and 15 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
drivers/gpu/nvgpu/hal/init/hal_ga10b.c
View File

@@ -1414,6 +1414,10 @@ static const struct gops_pmu ga10b_ops_pmu = {
.get_irqmask = ga10b_pmu_get_irqmask,
.pmu_isr = gk20a_pmu_isr,
.handle_ext_irq = ga10b_pmu_handle_ext_irq,
.set_mailbox1 = gk20a_pmu_set_mailbox1,
.get_ecc_address = gv11b_pmu_get_ecc_address,
.get_ecc_status = gv11b_pmu_get_ecc_status,
.set_ecc_status = gv11b_pmu_set_ecc_status,
.get_irqstat = gk20a_pmu_get_irqstat,
.set_irqsclr = gk20a_pmu_set_irqsclr,
.set_irqsset = gk20a_pmu_set_irqsset,