nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-24 02:22:34 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: gp10b: Update regops whitelist

Browse Source 
Update regops whitelist with two new registers.

Bug 1734151

Change-Id: Id09bdfb1733620bb75d4558299c5e9c7f66bb00b
Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-on: http://git-master/r/1029772
GVS: Gerrit_Virtual_Submit
Reviewed-by: Richard Zhao <rizhao@nvidia.com>
This commit is contained in:
Terje Bergstrom
2016-03-11 12:45:53 -08:00
committed by Deepak Nibade
parent 57a75c3ba6
commit f2bb4f10ce
1 changed files with 3 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
drivers/gpu/nvgpu/gp10b/regops_gp10b.c
View File

@@ -69,6 +69,7 @@ static const struct regop_offset_range gp10b_global_whitelist_ranges[] = {
{ 0x00142480, 1},
{ 0x001424a0, 1},
{ 0x00142550, 1},
{ 0x0017e028, 1},
{ 0x0017e280, 1},
{ 0x0017e294, 1},
{ 0x0017e29c, 2},
@@ -138,7 +139,7 @@ static const struct regop_offset_range gp10b_global_whitelist_ranges[] = {
{ 0x001b4094, 3},
{ 0x001b40a4, 1},
{ 0x001b4100, 6},
{ 0x001b4124, 1},
{ 0x001b4124, 2},
{ 0x001b8000, 1},
{ 0x001b8008, 1},
{ 0x001b8010, 3},
@@ -371,6 +372,7 @@ static const struct regop_offset_range gp10b_global_whitelist_ranges[] = {
{ 0x00900100, 1},
{ 0x009a0100, 1},
};
static const u32 gp10b_global_whitelist_ranges_count =
ARRAY_SIZE(gp10b_global_whitelist_ranges);