nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-22 17:36:20 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: gm20b: clear priv intr in log_pending_intrs

Browse Source 
Clear pending priv interrupt in log_pending_intrs. Priv
ring errors have not been cleaned up in gm20b. It is ok
to just clear it.

Bug 200477291
Bug 200486293

Change-Id: I850a261828a9d49b6b4a82d75f5347acbc17b0fe
Signed-off-by: Seema Khowala <seemaj@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/2008816
Reviewed-by: svc-misra-checker <svc-misra-checker@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Seema Khowala
2019-01-31 15:35:59 -08:00
committed by mobile promotions
parent a9f404cb99
commit f4fc5d41ea
1 changed files with 17 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

26
drivers/gpu/nvgpu/common/mc/mc_gm20b.c
View File

@@ -1,7 +1,7 @@
/*
* GK20A Master Control
* GM20B Master Control
*
* Copyright (c) 2014-2018, NVIDIA CORPORATION. All rights reserved.
* Copyright (c) 2014-2019, NVIDIA CORPORATION. All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
@@ -280,16 +280,24 @@ bool gm20b_mc_is_intr1_pending(struct gk20a *g,
void gm20b_mc_log_pending_intrs(struct gk20a *g)
{
u32 intr;
u32 mc_intr_0;
u32 mc_intr_1;
intr = g->ops.mc.intr_stall(g);
if (intr != 0U) {
nvgpu_info(g, "Pending stall intr0=0x%08x", intr);
mc_intr_0 = g->ops.mc.intr_stall(g);
if (mc_intr_0 != 0U) {
if ((mc_intr_0 & mc_intr_priv_ring_pending_f()) != 0U) {
/* clear priv ring interrupts */
g->ops.priv_ring.isr(g);
}
mc_intr_0 = g->ops.mc.intr_stall(g);
if (mc_intr_0 != 0U) {
nvgpu_info(g, "Pending stall intr0=0x%08x", mc_intr_0);
}
}
intr = g->ops.mc.intr_nonstall(g);
if (intr != 0U) {
nvgpu_info(g, "Pending nonstall intr1=0x%08x", intr);
mc_intr_1 = g->ops.mc.intr_nonstall(g);
if (mc_intr_1 != 0U) {
nvgpu_info(g, "Pending nonstall intr1=0x%08x", mc_intr_1);
}
}