nv-tegra-mirror/linux-nvgpu
1
0
Fork 0
mirror of git://nv-tegra.nvidia.com/linux-nvgpu.git synced 2025-12-25 11:04:51 +03:00
Code Issues Packages Projects Releases Wiki Activity

gpu: nvgpu: gr: fix misra 2.7 violations

Browse Source 
Eliminate several Advisory Rule 2.7 violations in gr code.

Advisory Rule 2.7 states that there should be no unused
parameters in functions.

Jira NVGPU-3178

Change-Id: I415023a297031884b2d1be667551de2a7d8f23ad
Signed-off-by: Scott Long <scottl@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/2174007
Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com>
Reviewed-by: svc-mobile-misra <svc-mobile-misra@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Philip Elcan <pelcan@nvidia.com>
Reviewed-by: Alex Waterman <alexw@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
This commit is contained in:
Scott Long
2019-08-12 17:02:12 -07:00
committed by mobile promotions
parent da19882f4d
commit f6fc8a0540
6 changed files with 9 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
drivers/gpu/nvgpu/common/gr/gr_intr.c
View File

@@ -720,7 +720,7 @@ void nvgpu_gr_intr_handle_semaphore_pending(struct gk20a *g,
}
static u32 gr_intr_handle_exception_interrupts(struct gk20a *g,
u32 gr_intr, u32 *clear_intr,
u32 *clear_intr,
struct nvgpu_tsg *tsg, u32 *global_esr,
struct nvgpu_gr_intr_info *intr_info,
struct nvgpu_gr_isr_data *isr_data)
@@ -949,8 +949,8 @@ int nvgpu_gr_intr_stall_isr(struct gk20a *g)
need_reset |= gr_intr_handle_error_interrupts(g, gr_intr,
&clear_intr, &intr_info, &isr_data);
need_reset |= gr_intr_handle_exception_interrupts(g, gr_intr,
&clear_intr, tsg, &global_esr, &intr_info, &isr_data);
need_reset |= gr_intr_handle_exception_interrupts(g, &clear_intr,
tsg, &global_esr, &intr_info, &isr_data);
if (need_reset != 0U) {
nvgpu_rc_gr_fault(g, tsg, isr_data.ch);