linux-nvgpu/drivers/gpu/nvgpu/os/linux/sysfs.c

/*
 * Copyright (c) 2011-2022, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include <linux/device.h>
#include <linux/pm_runtime.h>
#include <linux/fb.h>
#include <linux/version.h>

#include <nvgpu/enabled.h>
#include <nvgpu/errata.h>
#include <nvgpu/kmem.h>
#include <nvgpu/nvhost.h>
#include <nvgpu/ptimer.h>
#include <nvgpu/string.h>
#include <nvgpu/gr/global_ctx.h>
#include <nvgpu/gr/config.h>
#include <nvgpu/gr/obj_ctx.h>
#include <nvgpu/gr/gr_falcon.h>
#include <nvgpu/gr/gr.h>
#include <nvgpu/gr/gr_utils.h>
#include <nvgpu/gr/gr_instances.h>
#include <nvgpu/grmgr.h>
#include <nvgpu/power_features/cg.h>
#include <nvgpu/power_features/pg.h>
#include <nvgpu/pmu/pmu_perfmon.h>
#include <nvgpu/pmu/fw.h>
#include <nvgpu/pmu/pmu_pg.h>
#include <nvgpu/nvgpu_init.h>

#include "os_linux.h"
#include "sysfs.h"
#include "platform_gk20a.h"

#ifdef CONFIG_NVGPU_MIG
#include <nvgpu/enabled.h>
#include <nvgpu/string.h>
#include <nvgpu/engines.h>
#include <nvgpu/device.h>
#endif

#define PTIMER_FP_FACTOR			1000000

#define ROOTRW (S_IRWXU|S_IRGRP|S_IROTH)

#define TPC_MASK_FOR_ALL_ACTIVE_TPCs           (u32) 0x0

static ssize_t elcg_enable_store(struct device *dev,
	struct device_attribute *attr, const char *buf, size_t count)
{
	struct gk20a *g = get_gk20a(dev);
	unsigned long val = 0;
	int err;

	if (kstrtoul(buf, 10, &val) < 0)
		return -EINVAL;

	err = gk20a_busy(g);
	if (err) {
		return err;
	}

	if (val) {
		nvgpu_cg_elcg_set_elcg_enabled(g, true);
	} else {
		nvgpu_cg_elcg_set_elcg_enabled(g, false);
	}

	gk20a_idle(g);

	nvgpu_info(g, "ELCG is %s.", val ? "enabled" :
			"disabled");

	return count;
}

static ssize_t elcg_enable_read(struct device *dev,
	struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%d\n", g->elcg_enabled ? 1 : 0);
}

static DEVICE_ATTR(elcg_enable, ROOTRW, elcg_enable_read, elcg_enable_store);

static ssize_t blcg_enable_store(struct device *dev,
	struct device_attribute *attr, const char *buf, size_t count)
{
	struct gk20a *g = get_gk20a(dev);
	unsigned long val = 0;
	int err;

	if (kstrtoul(buf, 10, &val) < 0)
		return -EINVAL;

	err = gk20a_busy(g);
	if (err) {
		return err;
	}

	if (val) {
		nvgpu_cg_blcg_set_blcg_enabled(g, true);
	} else {
		nvgpu_cg_blcg_set_blcg_enabled(g, false);
	}


	gk20a_idle(g);

	nvgpu_info(g, "BLCG is %s.", val ? "enabled" :
			"disabled");

	return count;
}

static ssize_t blcg_enable_read(struct device *dev,
	struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%d\n", g->blcg_enabled ? 1 : 0);
}


static DEVICE_ATTR(blcg_enable, ROOTRW, blcg_enable_read, blcg_enable_store);

static ssize_t slcg_enable_store(struct device *dev,
	struct device_attribute *attr, const char *buf, size_t count)
{
	struct gk20a *g = get_gk20a(dev);
	unsigned long val = 0;
	int err;

	if (kstrtoul(buf, 10, &val) < 0)
		return -EINVAL;

	err = gk20a_busy(g);
	if (err) {
		return err;
	}

	if (val) {
		nvgpu_cg_slcg_set_slcg_enabled(g, true);
	} else {
		nvgpu_cg_slcg_set_slcg_enabled(g, false);
	}

	/*
	 * TODO: slcg_therm_load_gating is not enabled anywhere during
	 * init. Therefore, it would be incongruous to add it here. Once
	 * it is added to init, we should add it here too.
	 */

	gk20a_idle(g);

	nvgpu_info(g, "SLCG is %s.", val ? "enabled" :
			"disabled");

	return count;
}

static ssize_t slcg_enable_read(struct device *dev,
	struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%d\n", g->slcg_enabled ? 1 : 0);
}

static DEVICE_ATTR(slcg_enable, ROOTRW, slcg_enable_read, slcg_enable_store);

static ssize_t flcg_enable_store(struct device *dev,
	struct device_attribute *attr, const char *buf, size_t count)
{
	struct gk20a *g = get_gk20a(dev);
	unsigned long val = 0;
	int err;

	if (kstrtoul(buf, 10, &val) < 0)
		return -EINVAL;

	err = gk20a_busy(g);
	if (err) {
		return err;
	}

	if (val) {
		nvgpu_cg_flcg_set_flcg_enabled(g, true);
	} else {
		nvgpu_cg_flcg_set_flcg_enabled(g, false);
	}

	gk20a_idle(g);

	nvgpu_info(g, "FLCG is %s.", val ? "enabled" :
			"disabled");

	return count;
}

static ssize_t flcg_enable_read(struct device *dev,
	struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%d\n", g->flcg_enabled ? 1 : 0);
}

static DEVICE_ATTR(flcg_enable, ROOTRW, flcg_enable_read, flcg_enable_store);

static ssize_t ptimer_scale_factor_show(struct device *dev,
					struct device_attribute *attr,
					char *buf)
{
	struct gk20a *g = get_gk20a(dev);
	struct gk20a_platform *platform = dev_get_drvdata(dev);
	u32 src_freq_hz = platform->ptimer_src_freq;
	u32 scaling_factor_fp;
	ssize_t res;

	if (!src_freq_hz) {
		nvgpu_err(g, "reference clk_m rate is not set correctly");
		return -EINVAL;
	}

	scaling_factor_fp = (u32)(PTIMER_REF_FREQ_HZ) /
				((u32)(src_freq_hz) /
				(u32)(PTIMER_FP_FACTOR));
	res = snprintf(buf,
				NVGPU_CPU_PAGE_SIZE,
				"%u.%u\n",
				scaling_factor_fp / PTIMER_FP_FACTOR,
				scaling_factor_fp % PTIMER_FP_FACTOR);
	nvgpu_assert(res > 0);

	return res;

}

static DEVICE_ATTR(ptimer_scale_factor,
			S_IRUGO,
			ptimer_scale_factor_show,
			NULL);

static ssize_t ptimer_ref_freq_show(struct device *dev,
					struct device_attribute *attr,
					char *buf)
{
	struct gk20a *g = get_gk20a(dev);
	struct gk20a_platform *platform = dev_get_drvdata(dev);
	u32 src_freq_hz = platform->ptimer_src_freq;
	ssize_t res;

	if (!src_freq_hz) {
		nvgpu_err(g, "reference clk_m rate is not set correctly");
		return -EINVAL;
	}

	res = snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%u\n", PTIMER_REF_FREQ_HZ);
	nvgpu_assert(res > 0);

	return res;

}

static DEVICE_ATTR(ptimer_ref_freq,
			S_IRUGO,
			ptimer_ref_freq_show,
			NULL);

static ssize_t ptimer_src_freq_show(struct device *dev,
					struct device_attribute *attr,
					char *buf)
{
	struct gk20a *g = get_gk20a(dev);
	struct gk20a_platform *platform = dev_get_drvdata(dev);
	u32 src_freq_hz = platform->ptimer_src_freq;
	ssize_t res;

	if (!src_freq_hz) {
		nvgpu_err(g, "reference clk_m rate is not set correctly");
		return -EINVAL;
	}

	res = snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%u\n", src_freq_hz);
	nvgpu_assert(res > 0);

	return res;

}

static DEVICE_ATTR(ptimer_src_freq,
			S_IRUGO,
			ptimer_src_freq_show,
			NULL);


static ssize_t gpu_powered_on_show(struct device *dev,
				   struct device_attribute *attr,
				   char *buf)
{
	struct gk20a *g = get_gk20a(dev);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%s\n", nvgpu_get_power_state(g));
}

static DEVICE_ATTR(gpu_powered_on, S_IRUGO, gpu_powered_on_show, NULL);

#if defined(CONFIG_PM)
static ssize_t railgate_enable_store(struct device *dev,
	struct device_attribute *attr, const char *buf, size_t count)
{
	unsigned long railgate_enable = 0;
	/* dev is guaranteed to be valid here. Ok to de-reference */
	struct gk20a *g = get_gk20a(dev);
	struct gk20a_platform *platform = dev_get_drvdata(dev);
	bool enabled = nvgpu_is_enabled(g, NVGPU_CAN_RAILGATE);
	int err;

	if (kstrtoul(buf, 10, &railgate_enable) < 0)
		return -EINVAL;

	/* convert to boolean */
	railgate_enable = !!railgate_enable;

	/* writing same value should be treated as nop and successful */
	if (railgate_enable == enabled)
		goto out;

	if (!platform->can_railgate_init) {
		nvgpu_err(g, "Railgating is not supported");
		return -EINVAL;
	}

	nvgpu_log_info(g, "railgating is enabled %ld", railgate_enable);

	if (railgate_enable) {
		nvgpu_set_enabled(g, NVGPU_CAN_RAILGATE, true);
		pm_runtime_set_autosuspend_delay(dev, g->railgate_delay);
	} else {
		nvgpu_set_enabled(g, NVGPU_CAN_RAILGATE, false);
		pm_runtime_set_autosuspend_delay(dev, -1);
	}
	/* wake-up system to make rail-gating setting effective */
	err = gk20a_busy(g);
	if (err) {
		return err;
	}
	gk20a_idle(g);

out:
	nvgpu_info(g, "railgate is %s.",
			nvgpu_is_enabled(g, NVGPU_CAN_RAILGATE) ?
			"enabled" : "disabled");

	return count;
}

static ssize_t railgate_enable_read(struct device *dev,
	struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%d\n",
			nvgpu_is_enabled(g, NVGPU_CAN_RAILGATE) ? 1 : 0);
}

static DEVICE_ATTR(railgate_enable, ROOTRW, railgate_enable_read,
			railgate_enable_store);
#endif

static ssize_t railgate_delay_store(struct device *dev,
				    struct device_attribute *attr,
				    const char *buf, size_t count)
{
	int railgate_delay = 0, ret = 0;
	struct gk20a *g = get_gk20a(dev);
	int err;

	if (!nvgpu_is_enabled(g, NVGPU_CAN_RAILGATE)) {
		nvgpu_info(g, "does not support power-gating");
		return count;
	}

	ret = sscanf(buf, "%d", &railgate_delay);
	if (ret == 1 && railgate_delay >= 0) {
		g->railgate_delay = railgate_delay;
		pm_runtime_set_autosuspend_delay(dev, g->railgate_delay);
	} else
		nvgpu_err(g, "Invalid powergate delay");

	/* wake-up system to make rail-gating delay effective immediately */
	err = gk20a_busy(g);
	if (err) {
		return err;
	}
	gk20a_idle(g);

	return count;
}
static ssize_t railgate_delay_show(struct device *dev,
				   struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%d\n", g->railgate_delay);
}
static DEVICE_ATTR(railgate_delay, ROOTRW, railgate_delay_show,
		   railgate_delay_store);

static ssize_t is_railgated_show(struct device *dev,
			   struct device_attribute *attr, char *buf)
{
	struct gk20a_platform *platform = dev_get_drvdata(dev);
	bool is_railgated = 0;

	if (platform->is_railgated)
		is_railgated = platform->is_railgated(dev);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%s\n", is_railgated ? "yes" : "no");
}
static DEVICE_ATTR(is_railgated, S_IRUGO, is_railgated_show, NULL);

static ssize_t counters_show(struct device *dev,
			     struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);
	u32 busy_cycles, total_cycles;
	ssize_t res;

	nvgpu_pmu_get_load_counters(g, &busy_cycles, &total_cycles);

	res = snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%u %u\n", busy_cycles, total_cycles);
	nvgpu_assert(res > 0);

	return res;
}
static DEVICE_ATTR(counters, S_IRUGO, counters_show, NULL);

static ssize_t counters_show_reset(struct device *dev,
				   struct device_attribute *attr, char *buf)
{
	ssize_t res = counters_show(dev, attr, buf);
	struct gk20a *g = get_gk20a(dev);

	nvgpu_pmu_reset_load_counters(g);

	return res;
}
static DEVICE_ATTR(counters_reset, S_IRUGO, counters_show_reset, NULL);

static ssize_t gk20a_load_show(struct device *dev,
				     struct device_attribute *attr,
				     char *buf)
{
	struct gk20a *g = get_gk20a(dev);
	u32 busy_time;
	ssize_t res;
	int err;

	if (nvgpu_is_powered_off(g)) {
		busy_time = 0;
	} else {
		err = gk20a_busy(g);
		if (err) {
			return err;
		}

		nvgpu_pmu_load_update(g);
		nvgpu_pmu_load_norm(g, &busy_time);
		gk20a_idle(g);
	}

	res = snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%u\n", busy_time);
	nvgpu_assert(res > 0);

	return res;
}
static DEVICE_ATTR(load, S_IRUGO, gk20a_load_show, NULL);

static ssize_t elpg_enable_store(struct device *dev,
	struct device_attribute *attr, const char *buf, size_t count)
{
	struct gk20a *g = get_gk20a(dev);
	unsigned long val = 0;
	int err;

	if (kstrtoul(buf, 10, &val) < 0)
		return -EINVAL;

	if (nvgpu_is_powered_off(g)) {
		return -EAGAIN;
	} else {
		err = gk20a_busy(g);
		if (err != 0) {
			return -EAGAIN;
		}
		if (val != 0) {
			nvgpu_pg_elpg_set_elpg_enabled(g, true);
		} else {
			nvgpu_pg_elpg_set_elpg_enabled(g, false);
		}
		gk20a_idle(g);

		nvgpu_info(g, "ELPG is %s.", val ? "enabled" :
			"disabled");
	}
	return count;
}

static ssize_t elpg_enable_read(struct device *dev,
	struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%d\n",
			nvgpu_pg_elpg_is_enabled(g) ? 1 : 0);
}

static DEVICE_ATTR(elpg_enable, ROOTRW, elpg_enable_read, elpg_enable_store);

static ssize_t ldiv_slowdown_factor_store(struct device *dev,
	struct device_attribute *attr, const char *buf, size_t count)
{
	struct gk20a *g = get_gk20a(dev);
	struct nvgpu_pmu *pmu = g->pmu;
	unsigned long val = 0;
	int err;

	if (!nvgpu_is_errata_present(g, NVGPU_ERRATA_200391931)) {
		return 0;
	}

	if (kstrtoul(buf, 10, &val) < 0) {
		nvgpu_err(g, "parse error for input SLOWDOWN factor\n");
		return -EINVAL;
	}

	if (val >= SLOWDOWN_FACTOR_FPDIV_BYMAX) {
		nvgpu_err(g, "Invalid SLOWDOWN factor\n");
		return -EINVAL;
	}

	if (val == g->ldiv_slowdown_factor)
		return count;

	if (nvgpu_is_powered_off(g)) {
		g->ldiv_slowdown_factor = val;
	} else {
		err = gk20a_busy(g);
		if (err) {
			return -EAGAIN;
		}

		g->ldiv_slowdown_factor = val;

		if (pmu->pg->init_param)
			pmu->pg->init_param(g,
				PMU_PG_ELPG_ENGINE_ID_GRAPHICS);
		gk20a_idle(g);
	}

	nvgpu_info(g, "ldiv_slowdown_factor is %x\n", g->ldiv_slowdown_factor);

	return count;
}

static ssize_t ldiv_slowdown_factor_read(struct device *dev,
	struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%d\n", g->ldiv_slowdown_factor);
}

static DEVICE_ATTR(ldiv_slowdown_factor, ROOTRW,
			ldiv_slowdown_factor_read, ldiv_slowdown_factor_store);

static ssize_t mscg_enable_store(struct device *dev,
	struct device_attribute *attr, const char *buf, size_t count)
{
	struct gk20a *g = get_gk20a(dev);
	struct nvgpu_pmu *pmu = g->pmu;
	unsigned long val = 0;
	int err;

	if (kstrtoul(buf, 10, &val) < 0)
		return -EINVAL;

	if (nvgpu_is_powered_off(g)) {
		g->mscg_enabled = val ? true : false;
	} else {
		err = gk20a_busy(g);
		if (err) {
			return -EAGAIN;
		}
		/*
		 * Since elpg is refcounted, we should not unnecessarily call
		 * enable/disable if it is already so.
		 */
		if (val && !g->mscg_enabled) {
			g->mscg_enabled = true;
			if (nvgpu_pmu_is_lpwr_feature_supported(g,
					PMU_PG_LPWR_FEATURE_MSCG)) {
				if (!READ_ONCE(pmu->pg->mscg_stat)) {
					WRITE_ONCE(pmu->pg->mscg_stat,
						PMU_MSCG_ENABLED);
					/* make status visible */
					smp_mb();
				}
			}

		} else if (!val && g->mscg_enabled) {
			if (nvgpu_pmu_is_lpwr_feature_supported(g,
					PMU_PG_LPWR_FEATURE_MSCG)) {
				nvgpu_pmu_pg_global_enable(g, false);
				WRITE_ONCE(pmu->pg->mscg_stat, PMU_MSCG_DISABLED);
				/* make status visible */
				smp_mb();
				g->mscg_enabled = false;
				if (nvgpu_pg_elpg_is_enabled(g)) {
					err = nvgpu_pg_elpg_enable(g);
					if (err) {
						WRITE_ONCE(pmu->pg->mscg_stat, PMU_MSCG_ENABLED);
						/* make status visible */
						smp_mb();
						g->mscg_enabled = true;
						gk20a_idle(g);
						return err;
					}
				}
			}
			g->mscg_enabled = false;
		}
		gk20a_idle(g);
	}
	nvgpu_info(g, "MSCG is %s.", g->mscg_enabled ? "enabled" :
			"disabled");

	return count;
}

static ssize_t mscg_enable_read(struct device *dev,
	struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%d\n", g->mscg_enabled ? 1 : 0);
}

static DEVICE_ATTR(mscg_enable, ROOTRW, mscg_enable_read, mscg_enable_store);

static ssize_t aelpg_param_store(struct device *dev,
	struct device_attribute *attr, const char *buf, size_t count)
{
	struct gk20a *g = get_gk20a(dev);
	int status = 0;
	int *paramlist = NULL;
	int ret = 0;
	u32 defaultparam[5] = {
			APCTRL_SAMPLING_PERIOD_PG_DEFAULT_US,
			APCTRL_MINIMUM_IDLE_FILTER_DEFAULT_US,
			APCTRL_MINIMUM_TARGET_SAVING_DEFAULT_US,
			APCTRL_POWER_BREAKEVEN_DEFAULT_US,
			APCTRL_CYCLES_PER_SAMPLE_MAX_DEFAULT
	};

	if (!g->aelpg_enabled) {
		nvgpu_info(g, "AELPG not enabled");
		return count;
	}

	paramlist = (int *)g->pmu->pg->aelpg_param;
	/* Get each parameter value from input string*/
	ret = sscanf(buf, "%d %d %d %d %d", &paramlist[0], &paramlist[1],
				&paramlist[2], &paramlist[3], &paramlist[4]);
	nvgpu_assert(ret == 5);

	/* If parameter value is 0 then reset to SW default values*/
	if ((paramlist[0] | paramlist[1] | paramlist[2]
		| paramlist[3] | paramlist[4]) == 0x00) {
		nvgpu_memcpy((u8 *)paramlist, (u8 *)defaultparam,
			sizeof(defaultparam));
	}

	/* If aelpg is enabled & pmu is ready then post values to
	 * PMU else store then post later
	 */
	if (g->aelpg_enabled && nvgpu_pmu_get_fw_ready(g, g->pmu)) {
		/* Disable AELPG */
		status = nvgpu_aelpg_disable(g, PMU_AP_CTRL_ID_GRAPHICS);
		if (status != 0) {
			nvgpu_err(g, "AELPG disable failed");
			return count;
		}

		/* Enable AELPG */
		nvgpu_aelpg_init(g);
		nvgpu_aelpg_init_and_enable(g, PMU_AP_CTRL_ID_GRAPHICS);
	}

	return count;
}

static ssize_t aelpg_param_read(struct device *dev,
		struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);

	if (g->aelpg_enabled) {
		return snprintf(buf, NVGPU_CPU_PAGE_SIZE,
			"%d %d %d %d %d\n", g->pmu->pg->aelpg_param[0],
			g->pmu->pg->aelpg_param[1], g->pmu->pg->aelpg_param[2],
			g->pmu->pg->aelpg_param[3], g->pmu->pg->aelpg_param[4]);
	} else {
		nvgpu_info(g, "AELPG not enabled");
	}
	return 0;
}

static DEVICE_ATTR(aelpg_param, ROOTRW,
		aelpg_param_read, aelpg_param_store);

static ssize_t aelpg_enable_store(struct device *dev,
		struct device_attribute *attr, const char *buf, size_t count)
{
	struct gk20a *g = get_gk20a(dev);
	unsigned long val = 0;
	int status = 0;
	int err;

	if (kstrtoul(buf, 10, &val) < 0)
		return -EINVAL;

	if (!g->can_elpg) {
		nvgpu_info(g, "Feature not supported");
		return count;
	}

	err = gk20a_busy(g);
	if (err) {
		return err;
	}

	if (nvgpu_pmu_get_fw_ready(g, g->pmu)) {
		if (val && !g->aelpg_enabled) {
			g->aelpg_enabled = true;
			/* Enable AELPG */
			status = nvgpu_aelpg_enable(g, PMU_AP_CTRL_ID_GRAPHICS);

		} else if (!val && g->aelpg_enabled) {
			g->aelpg_enabled = false;
			/* Disable AELPG */
			status = nvgpu_aelpg_disable(g, PMU_AP_CTRL_ID_GRAPHICS);
		}
	} else {
		nvgpu_info(g, "PMU is not ready, AELPG request failed");
	}
	gk20a_idle(g);

	nvgpu_info(g, "AELPG is %s.", g->aelpg_enabled ? "enabled" :
			"disabled");

	return count;
}

static ssize_t aelpg_enable_read(struct device *dev,
		struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%d\n", g->aelpg_enabled ? 1 : 0);
}

static DEVICE_ATTR(aelpg_enable, ROOTRW,
		aelpg_enable_read, aelpg_enable_store);


static ssize_t allow_all_enable_read(struct device *dev,
		struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%d\n", g->allow_all ? 1 : 0);
}

static ssize_t allow_all_enable_store(struct device *dev,
		struct device_attribute *attr, const char *buf, size_t count)
{
	struct gk20a *g = get_gk20a(dev);
	unsigned long val = 0;
	int err;

	if (kstrtoul(buf, 10, &val) < 0)
		return -EINVAL;

	err = gk20a_busy(g);
	g->allow_all = (val ? true : false);
	gk20a_idle(g);

	return count;
}

static DEVICE_ATTR(allow_all, ROOTRW,
		allow_all_enable_read, allow_all_enable_store);

static ssize_t emc3d_ratio_store(struct device *dev,
	struct device_attribute *attr, const char *buf, size_t count)
{
	struct gk20a *g = get_gk20a(dev);
	unsigned long val = 0;

	if (kstrtoul(buf, 10, &val) < 0)
		return -EINVAL;

	g->emc3d_ratio = val;

	return count;
}

static ssize_t emc3d_ratio_read(struct device *dev,
	struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%d\n", g->emc3d_ratio);
}

static DEVICE_ATTR(emc3d_ratio, ROOTRW, emc3d_ratio_read, emc3d_ratio_store);

static ssize_t fmax_at_vmin_safe_read(struct device *dev,
	struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);
	unsigned long gpu_fmax_at_vmin_hz = 0;

	if (g->ops.clk.get_fmax_at_vmin_safe)
		gpu_fmax_at_vmin_hz = g->ops.clk.get_fmax_at_vmin_safe(g);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%d\n", (int)(gpu_fmax_at_vmin_hz));
}

static DEVICE_ATTR(fmax_at_vmin_safe, S_IRUGO, fmax_at_vmin_safe_read, NULL);

#ifdef CONFIG_PM
static ssize_t force_idle_store(struct device *dev,
	struct device_attribute *attr, const char *buf, size_t count)
{
	struct gk20a *g = get_gk20a(dev);
	unsigned long val = 0;
	int err = 0;

	if (kstrtoul(buf, 10, &val) < 0)
		return -EINVAL;

	if (val) {
		if (g->forced_idle)
			return count; /* do nothing */
		else {
			err = gk20a_do_idle(g);
			if (!err) {
				g->forced_idle = 1;
				nvgpu_info(g, "gpu is idle : %d",
					g->forced_idle);
			}
		}
	} else {
		if (!g->forced_idle)
			return count; /* do nothing */
		else {
			err = gk20a_do_unidle(g);
			if (!err) {
				g->forced_idle = 0;
				nvgpu_info(g, "gpu is idle : %d",
					g->forced_idle);
			}
		}
	}

	return count;
}

static ssize_t force_idle_read(struct device *dev,
	struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%d\n", g->forced_idle ? 1 : 0);
}

static DEVICE_ATTR(force_idle, ROOTRW, force_idle_read, force_idle_store);
#endif

#ifdef CONFIG_NVGPU_STATIC_POWERGATE
static ssize_t gpc_pg_mask_read(struct device *dev,
	struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%d", g->gpc_pg_mask);
}

static ssize_t gpc_pg_mask_store(struct device *dev,
	struct device_attribute *attr, const char *buf, size_t count)
{
	struct gk20a *g = get_gk20a(dev);
	struct gk20a_platform *platform = dev_get_drvdata(dev);
	struct nvgpu_gr_obj_ctx_golden_image *gr_golden_image = NULL;
	unsigned long val = 0;
	int err = 0;

	nvgpu_mutex_acquire(&g->static_pg_lock);

	if (kstrtoul(buf, 10, &val) < 0) {
		nvgpu_err(g, "invalid value");
		nvgpu_mutex_release(&g->static_pg_lock);
		return -EINVAL;
	}

	if (val == g->gpc_pg_mask) {
		nvgpu_info(g, "no value change, same mask already set");
		goto exit;
	}

	if (g->gr != NULL) {
		gr_golden_image = nvgpu_gr_get_golden_image_ptr(g);
	}

	if (gr_golden_image &&
			nvgpu_gr_obj_ctx_get_golden_image_size(gr_golden_image)
			!= 0) {
		nvgpu_err(g, "golden image size already initialized");
		nvgpu_mutex_release(&g->static_pg_lock);
		return -ENODEV;
	}

	if (platform->set_gpc_pg_mask != NULL) {
		err = platform->set_gpc_pg_mask(dev, val);
		if (err != 0) {
			nvgpu_err(g, "GPC-PG mask is invalid");
			nvgpu_mutex_release(&g->static_pg_lock);
			return -EINVAL;
		}
	}
exit:
	nvgpu_mutex_release(&g->static_pg_lock);
	return count;
}

static DEVICE_ATTR(gpc_pg_mask, ROOTRW, gpc_pg_mask_read, gpc_pg_mask_store);
#endif

static ssize_t gpc_fs_mask_show(struct device *dev,
	struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);
	u32 cur_gr_instance, gpc_mask;
	int err = 0;

	err = gk20a_busy(g);
	if (err)
		return err;

	cur_gr_instance = nvgpu_gr_get_cur_instance_id(g);
	gpc_mask = nvgpu_grmgr_get_gr_physical_gpc_mask(g, cur_gr_instance);

	gk20a_idle(g);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%d\n", gpc_mask);
}

static DEVICE_ATTR_RO(gpc_fs_mask);

#ifdef CONFIG_NVGPU_STATIC_POWERGATE
static ssize_t fbp_pg_mask_read(struct device *dev,
	struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%d", g->fbp_pg_mask);
}

static ssize_t fbp_pg_mask_store(struct device *dev,
	struct device_attribute *attr, const char *buf, size_t count)
{
	struct gk20a *g = get_gk20a(dev);
	struct gk20a_platform *platform = dev_get_drvdata(dev);
	struct nvgpu_gr_obj_ctx_golden_image *gr_golden_image = NULL;
	unsigned long val = 0;
	int err = 0;

	nvgpu_mutex_acquire(&g->static_pg_lock);

	if (kstrtoul(buf, 10, &val) < 0) {
		nvgpu_err(g, "invalid user given FBP-PG mask");
		nvgpu_mutex_release(&g->static_pg_lock);
		return -EINVAL;
	}

	if (val == g->fbp_pg_mask) {
		nvgpu_info(g, "no value change, same mask already set");
		goto exit;
	}

	if (g->gr != NULL) {
		gr_golden_image = nvgpu_gr_get_golden_image_ptr(g);
	}

	if (gr_golden_image &&
			nvgpu_gr_obj_ctx_get_golden_image_size(gr_golden_image)
			!= 0) {
		nvgpu_err(g, "golden image size already initialized");
		nvgpu_mutex_release(&g->static_pg_lock);
		return -ENODEV;
	}

	if (platform->set_fbp_pg_mask != NULL) {
		err = platform->set_fbp_pg_mask(dev, val);
		if (err != 0) {
			nvgpu_err(g, "FBP-PG mask is invalid");
			nvgpu_mutex_release(&g->static_pg_lock);
			return -EINVAL;
		}
	}
exit:
	nvgpu_mutex_release(&g->static_pg_lock);
	return count;
}

static DEVICE_ATTR(fbp_pg_mask, ROOTRW, fbp_pg_mask_read, fbp_pg_mask_store);
#endif

static ssize_t fbp_fs_mask_show(struct device *dev,
	struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);
	u32 cur_gr_instance, fbp_mask;
	int err = 0;

	err = gk20a_busy(g);
	if (err)
		return err;

	cur_gr_instance = nvgpu_gr_get_cur_instance_id(g);
	fbp_mask = nvgpu_grmgr_get_fbp_en_mask(g, cur_gr_instance);

	gk20a_idle(g);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "0x%x\n", fbp_mask);
}

static DEVICE_ATTR_RO(fbp_fs_mask);

#ifdef CONFIG_NVGPU_STATIC_POWERGATE
static ssize_t tpc_pg_mask_read(struct device *dev,
	struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);
	u32 i;
	/* hold the combined tpc pg mask */
	u32 combined_tpc_pg_mask = 0x0U;

	for (i = 0U; i < MAX_PG_GPC; i++) {
		combined_tpc_pg_mask = combined_tpc_pg_mask |
					(g->tpc_pg_mask[i] << 4*i);
	}

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%d\n", combined_tpc_pg_mask);
}

static ssize_t tpc_pg_mask_store(struct device *dev,
	struct device_attribute *attr, const char *buf, size_t count)
{
	struct gk20a *g = get_gk20a(dev);
	struct gk20a_platform *platform = dev_get_drvdata(dev);
	struct nvgpu_gr_obj_ctx_golden_image *gr_golden_image = NULL;
	unsigned long val = 0;
	int err = 0;
	u32 i;
	/* hold the combined tpc pg mask */
	u32 combined_tpc_pg_mask = 0x0U;

	nvgpu_mutex_acquire(&g->static_pg_lock);

	if (kstrtoul(buf, 10, &val) < 0) {
		nvgpu_err(g, "invalid value");
		nvgpu_mutex_release(&g->static_pg_lock);
		return -EINVAL;
	}

	for (i = 0U; i < MAX_PG_GPC; i++) {
		combined_tpc_pg_mask = combined_tpc_pg_mask |
					(g->tpc_pg_mask[i] << 4*i);
	}

	if (val == combined_tpc_pg_mask) {
		nvgpu_info(g, "no value change, same mask already set");
		goto exit;
	}

	if (g->gr != NULL) {
		gr_golden_image = nvgpu_gr_get_golden_image_ptr(g);
	}

	if (gr_golden_image &&
			nvgpu_gr_obj_ctx_get_golden_image_size(gr_golden_image)
			!= 0) {
		nvgpu_err(g, "golden image size already initialized");
		nvgpu_mutex_release(&g->static_pg_lock);
		/*
		 * as golden context is already created,
		 * return busy error code
		 */
		return -EBUSY;
	}

	if (platform->set_tpc_pg_mask != NULL) {
		err = platform->set_tpc_pg_mask(dev, val);
		if (err != 0) {
			nvgpu_err(g, "TPC-PG mask is invalid");
			nvgpu_mutex_release(&g->static_pg_lock);
			return -EINVAL;
		}
	}

exit:
	nvgpu_mutex_release(&g->static_pg_lock);
	return count;
}
#endif

static DEVICE_ATTR(tpc_pg_mask, ROOTRW, tpc_pg_mask_read, tpc_pg_mask_store);

static ssize_t tpc_fs_mask_show(struct device *dev,
	struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);
	struct nvgpu_gr_config *gr_config;
	u32 gpc_index;
	u32 tpc_fs_mask = 0;
	int err = 0;
	u32 cur_gr_instance, gpc_phys_id;

	err = gk20a_busy(g);
	if (err)
		return err;

	gr_config = nvgpu_gr_get_config_ptr(g);
	cur_gr_instance = nvgpu_gr_get_cur_instance_id(g);
	for (gpc_index = 0;
	     gpc_index < nvgpu_gr_config_get_gpc_count(gr_config);
	     gpc_index++) {
		gpc_phys_id = nvgpu_grmgr_get_gr_gpc_phys_id(g,
				cur_gr_instance, gpc_index);
		if (g->ops.gr.config.get_gpc_tpc_mask)
			tpc_fs_mask |=
				g->ops.gr.config.get_gpc_tpc_mask(g, gr_config, gpc_phys_id) <<
				(nvgpu_gr_config_get_max_tpc_per_gpc_count(gr_config) * gpc_phys_id);
	}

	gk20a_idle(g);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "0x%x\n", tpc_fs_mask);
}

static DEVICE_ATTR_RO(tpc_fs_mask);

static ssize_t tsg_timeslice_min_us_read(struct device *dev,
	struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%u\n", g->tsg_timeslice_min_us);
}

static ssize_t tsg_timeslice_min_us_store(struct device *dev,
	struct device_attribute *attr, const char *buf, size_t count)
{
	struct gk20a *g = get_gk20a(dev);
	unsigned long val;

	if (kstrtoul(buf, 10, &val) < 0)
		return -EINVAL;

	if (val > g->tsg_timeslice_max_us)
		return -EINVAL;

	g->tsg_timeslice_min_us = val;

	return count;
}

static DEVICE_ATTR(tsg_timeslice_min_us, ROOTRW, tsg_timeslice_min_us_read,
		   tsg_timeslice_min_us_store);

static ssize_t tsg_timeslice_max_us_read(struct device *dev,
	struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%u\n", g->tsg_timeslice_max_us);
}

static ssize_t tsg_timeslice_max_us_store(struct device *dev,
	struct device_attribute *attr, const char *buf, size_t count)
{
	struct gk20a *g = get_gk20a(dev);
	unsigned long val;

	if (kstrtoul(buf, 10, &val) < 0)
		return -EINVAL;

	if (val < g->tsg_timeslice_min_us)
		return -EINVAL;

	g->tsg_timeslice_max_us = val;

	return count;
}

static DEVICE_ATTR(tsg_timeslice_max_us, ROOTRW, tsg_timeslice_max_us_read,
		   tsg_timeslice_max_us_store);

#ifdef CONFIG_NVGPU_COMPRESSION
static ssize_t comptag_mem_deduct_store(struct device *dev,
					struct device_attribute *attr,
					const char *buf, size_t count)
{
	struct gk20a *g = get_gk20a(dev);
	unsigned long val;

	if (kstrtoul(buf, 10, &val) < 0)
		return -EINVAL;

	if (val >= totalram_size_in_mb) {
		dev_err(dev, "comptag_mem_deduct can not be set above %lu",
			totalram_size_in_mb);
		return -EINVAL;
	}

	g->comptag_mem_deduct = val;
	/* Deduct the part taken by the running system */
	g->max_comptag_mem -= val;

	return count;
}

static ssize_t comptag_mem_deduct_show(struct device *dev,
				       struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);

	return sprintf(buf, "%d\n", g->comptag_mem_deduct);
}

static DEVICE_ATTR(comptag_mem_deduct, ROOTRW,
		   comptag_mem_deduct_show, comptag_mem_deduct_store);
#endif

#ifdef CONFIG_NVGPU_MIG
static ssize_t mig_mode_config_list_show(struct device *dev,
				       struct device_attribute *attr, char *buf)
{
	u32 config_id = 0;
	int res = 0;
	u32 num_config = 0;
	struct gk20a *g = get_gk20a(dev);
	const struct nvgpu_mig_gpu_instance_config *mig_gpu_instance_config;
	const char *power_on_string = "MIG list will be displayed after gpu power"
		" on with default MIG mode \n Boot with config id zero\n"
		" Get the available configs \n"
		" Change the init script and reboot";
	const char *error_on_nullconfig = "MIG list can't be displayed";

	if (nvgpu_is_powered_on(g)) {
		mig_gpu_instance_config =
			(g->ops.grmgr.get_mig_config_ptr != NULL) ?
			g->ops.grmgr.get_mig_config_ptr(g) : NULL;
		if (mig_gpu_instance_config == NULL) {
			res += sprintf(&buf[res], "MIG is %s", nvgpu_is_enabled(g, NVGPU_SUPPORT_MIG) ?
					"enabled\n" : "disabled\n");
			res += scnprintf(&buf[res], (PAGE_SIZE - res - 1),"%s", error_on_nullconfig);
			res += scnprintf(&buf[res], (PAGE_SIZE - res - 1), " for : %s\n",
					g->name);
			return res;
		}
	} else {
		res += sprintf(&buf[res], "%s", power_on_string);
		return res;
	}

	num_config = mig_gpu_instance_config->num_config_supported;
	if (!nvgpu_is_enabled(g, NVGPU_SUPPORT_MIG)) {
		res += sprintf(&buf[res], "\n  MIG not enabled for %s \n", g->name);
	}

	res += scnprintf(&buf[res], (PAGE_SIZE - res - 1),
		"\n+++++++++ Config list Start ++++++++++\n");
	for (config_id = 0U; config_id < num_config; config_id++) {
		res += scnprintf(&buf[res], (PAGE_SIZE - res - 1),
			"\n CONFIG_ID : %d for CONFIG NAME : %s\n",
			config_id,
			mig_gpu_instance_config->gpu_instance_config[config_id].config_name);
	}

	res += sprintf(&buf[res], "\n++++++++++ Config list End +++++++++++\n");
	return res;
}

static DEVICE_ATTR(mig_mode_config_list, S_IRUGO,
		   mig_mode_config_list_show, NULL);

/*
 * Prints out the available MIG configurations and their instances.
*/
static ssize_t mig_mode_config_list_parsable_show(struct device *dev,
				       struct device_attribute *attr, char *buf)
{
	int offset = 0;
	int num_written;
	u32 config_id;
	u32 num_configs;
	const struct nvgpu_mig_gpu_instance_config *mig_gpu_instance_config;
	const struct nvgpu_gpu_instance_config *config;
	u32 num_instances_in_config;
	u32 instance_id;
	const struct nvgpu_gpu_instance_static_config *instance;
	struct gk20a *g = get_gk20a(dev);
	/* The passed buffer is of size PAGE_SIZE. */
	int remaining = PAGE_SIZE;

	if (!nvgpu_is_powered_on(g))
		return -EINVAL;

	mig_gpu_instance_config =
		(g->ops.grmgr.get_mig_config_ptr != NULL) ?
		g->ops.grmgr.get_mig_config_ptr(g) : NULL;
	if (!mig_gpu_instance_config)
		return -EINVAL;

	/* Find the active MIG config and print it */
	if (!nvgpu_is_enabled(g, NVGPU_SUPPORT_MIG)) {
		num_written = snprintf(&buf[offset], (size_t)remaining, "active: -1\n");
		if (num_written < 0 || num_written >= remaining)
			return -ENOMEM;
		offset += num_written;
		remaining -= num_written;
	} else {
		num_written = snprintf(&buf[offset], (size_t)remaining, "active: %u\n", g->mig.current_gpu_instance_config_id);
		if (num_written < 0 || num_written >= remaining)
			return -ENOMEM;
		offset += num_written;
		remaining -= num_written;
	}

	/* Print number of MIG configs */
	num_configs = mig_gpu_instance_config->num_config_supported;
	num_written = snprintf(&buf[offset], (size_t)remaining, "num_configs: %u\n", num_configs);
	if (num_written < 0 || num_written >= remaining)
		return -ENOMEM;
	offset += num_written;
	remaining -= num_written;

	/* Go through each config and print out its GPU instances */
	for (config_id = 0U; config_id < num_configs ; config_id++) {
		config = &mig_gpu_instance_config->gpu_instance_config[config_id];

		/* Print the number of instances */
		num_instances_in_config = config->num_gpu_instances;
		num_written = snprintf(&buf[offset], (size_t)remaining, "num_instances: %u\n", num_instances_in_config);
		if (num_written < 0 || num_written >= remaining)
			return -ENOMEM;
		offset += num_written;
		remaining -= num_written;

		/* Go through each GPU instance and print its id, number of GPCs, GR id */
		for (instance_id = 0U; instance_id < num_instances_in_config; ++instance_id) {
			instance = &config->gpu_instance_static_config[instance_id];
			num_written = snprintf(&buf[offset], (size_t)remaining,
				"id:%.12u gr:%.12u gpc:%.4u\n",
				instance->gpu_instance_id, instance->gr_syspipe_id, instance->num_gpc);
			if (num_written < 0 || num_written >= remaining)
				return -ENOMEM;
			offset += num_written;
			remaining -= num_written;
		}
	}

	return offset;
}

static DEVICE_ATTR(mig_mode_config_list_parsable, S_IRUGO,
		   mig_mode_config_list_parsable_show, NULL);

static ssize_t mig_mode_config_store(struct device *dev,
					struct device_attribute *attr,
					const char *buf, size_t count)
{
	struct gk20a *g = get_gk20a(dev);
	unsigned long val;
	/*currently we are supporting maximum 16 */
	unsigned long supported_max_config = 16U;

	if (kstrtoul(buf, 10, &val) < 0) {
		return -EINVAL;
	}

	if (nvgpu_is_powered_on(g)) {
		nvgpu_err(g, "GPU is powered on already, MIG mode"
				"cant be changed");
		return -EINVAL;
	}

	if (val <= supported_max_config) {
		g->mig.current_gpu_instance_config_id = val;
		nvgpu_set_enabled(g, NVGPU_SUPPORT_MIG, true);
		nvgpu_info(g, "MIG config changed successfully");
	} else {
		nvgpu_err(g, "Please select a supported config id < 16");
		nvgpu_set_enabled(g, NVGPU_SUPPORT_MIG,false);
	}

	return count;
}

static ssize_t mig_mode_config_show(struct device *dev,
				       struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);

	return sprintf(buf, "%x\n", g->mig.current_gpu_instance_config_id);
}

static DEVICE_ATTR(mig_mode_config, ROOTRW,
		   mig_mode_config_show, mig_mode_config_store);

#endif

static ssize_t emulate_mode_store(struct device *dev,
	struct device_attribute *attr, const char *buf, size_t count)
{
	struct gk20a *g = get_gk20a(dev);
	unsigned long val = 0;

	if (kstrtoul(buf, 10, &val) < 0)
		return -EINVAL;

	if (nvgpu_is_powered_on(g)) {
		nvgpu_err(g, "GPU is powered on already, emulate mode "
					"cannot be enabled");
		return -EINVAL;
	}

	if (val < EMULATE_MODE_MAX_CONFIG) {
		g->emulate_mode = val;
		nvgpu_info(g, "emulate mode is set to %d.", g->emulate_mode);
	} else {
		nvgpu_err(g, "Unsupported emulate_mode %lx", val);
	}

	return count;
}

static ssize_t emulate_mode_read(struct device *dev,
	struct device_attribute *attr, char *buf)
{
	struct gk20a *g = get_gk20a(dev);

	return snprintf(buf, NVGPU_CPU_PAGE_SIZE, "%d\n", g->emulate_mode);
}

static DEVICE_ATTR(emulate_mode, ROOTRW, emulate_mode_read, emulate_mode_store);

void nvgpu_remove_sysfs(struct device *dev)
{
	struct gk20a *g = get_gk20a(dev);

	device_remove_file(dev, &dev_attr_elcg_enable);
	device_remove_file(dev, &dev_attr_blcg_enable);
	device_remove_file(dev, &dev_attr_slcg_enable);
	device_remove_file(dev, &dev_attr_flcg_enable);
	device_remove_file(dev, &dev_attr_ptimer_scale_factor);
	device_remove_file(dev, &dev_attr_ptimer_ref_freq);
	device_remove_file(dev, &dev_attr_ptimer_src_freq);
	device_remove_file(dev, &dev_attr_elpg_enable);
	device_remove_file(dev, &dev_attr_mscg_enable);
	device_remove_file(dev, &dev_attr_emc3d_ratio);
	device_remove_file(dev, &dev_attr_ldiv_slowdown_factor);

	device_remove_file(dev, &dev_attr_fmax_at_vmin_safe);

	device_remove_file(dev, &dev_attr_counters);
	device_remove_file(dev, &dev_attr_counters_reset);
	device_remove_file(dev, &dev_attr_load);
	device_remove_file(dev, &dev_attr_railgate_delay);
	device_remove_file(dev, &dev_attr_is_railgated);
#ifdef CONFIG_PM
	device_remove_file(dev, &dev_attr_force_idle);
	device_remove_file(dev, &dev_attr_railgate_enable);
#endif
	device_remove_file(dev, &dev_attr_aelpg_param);
	device_remove_file(dev, &dev_attr_aelpg_enable);
	device_remove_file(dev, &dev_attr_allow_all);
	device_remove_file(dev, &dev_attr_tpc_fs_mask);
	device_remove_file(dev, &dev_attr_tpc_pg_mask);
	device_remove_file(dev, &dev_attr_gpc_fs_mask);
	device_remove_file(dev, &dev_attr_gpc_pg_mask);
	device_remove_file(dev, &dev_attr_fbp_fs_mask);
	device_remove_file(dev, &dev_attr_fbp_pg_mask);
	device_remove_file(dev, &dev_attr_tsg_timeslice_min_us);
	device_remove_file(dev, &dev_attr_tsg_timeslice_max_us);

#ifdef CONFIG_TEGRA_GK20A_NVHOST
	nvgpu_nvhost_remove_symlink(get_gk20a(dev));
#endif

	device_remove_file(dev, &dev_attr_gpu_powered_on);

#ifdef CONFIG_NVGPU_COMPRESSION
	device_remove_file(dev, &dev_attr_comptag_mem_deduct);
#endif

#ifdef CONFIG_NVGPU_MIG
	device_remove_file(dev, &dev_attr_mig_mode_config_list);
	device_remove_file(dev, &dev_attr_mig_mode_config_list_parsable);
	device_remove_file(dev, &dev_attr_mig_mode_config);
#endif
	if (nvgpu_is_enabled(g, NVGPU_SUPPORT_EMULATE_MODE)) {
		device_remove_file(dev, &dev_attr_emulate_mode);
	}

	if (strcmp(dev_name(dev), "gpu.0")) {
		struct kobject *kobj = &dev->kobj;
		struct device *parent = container_of((kobj->parent),
				struct device, kobj);
		sysfs_remove_link(&parent->kobj, "gpu.0");

#if LINUX_VERSION_CODE > KERNEL_VERSION(4, 14, 0)
		kobj = &parent->kobj;
		parent = container_of((kobj->parent),
				struct device, kobj);
		sysfs_remove_link(&parent->kobj, "gpu.0");
		sysfs_remove_link(&parent->kobj, dev_name(dev));
#endif
	}
}

int nvgpu_create_sysfs(struct device *dev)
{
	struct gk20a *g = get_gk20a(dev);
	int error = 0;

	error |= device_create_file(dev, &dev_attr_elcg_enable);
	error |= device_create_file(dev, &dev_attr_blcg_enable);
	error |= device_create_file(dev, &dev_attr_slcg_enable);
	error |= device_create_file(dev, &dev_attr_flcg_enable);
	error |= device_create_file(dev, &dev_attr_ptimer_scale_factor);
	error |= device_create_file(dev, &dev_attr_ptimer_ref_freq);
	error |= device_create_file(dev, &dev_attr_ptimer_src_freq);
	error |= device_create_file(dev, &dev_attr_elpg_enable);
	error |= device_create_file(dev, &dev_attr_mscg_enable);
	error |= device_create_file(dev, &dev_attr_emc3d_ratio);
	error |= device_create_file(dev, &dev_attr_ldiv_slowdown_factor);

	error |= device_create_file(dev, &dev_attr_fmax_at_vmin_safe);

	error |= device_create_file(dev, &dev_attr_counters);
	error |= device_create_file(dev, &dev_attr_counters_reset);
	error |= device_create_file(dev, &dev_attr_load);
	error |= device_create_file(dev, &dev_attr_railgate_delay);
	error |= device_create_file(dev, &dev_attr_is_railgated);
#ifdef CONFIG_PM
	error |= device_create_file(dev, &dev_attr_force_idle);
	error |= device_create_file(dev, &dev_attr_railgate_enable);
#endif
	error |= device_create_file(dev, &dev_attr_aelpg_param);
	error |= device_create_file(dev, &dev_attr_aelpg_enable);
	error |= device_create_file(dev, &dev_attr_allow_all);
	error |= device_create_file(dev, &dev_attr_tpc_fs_mask);
	error |= device_create_file(dev, &dev_attr_tpc_pg_mask);
	error |= device_create_file(dev, &dev_attr_gpc_fs_mask);
	error |= device_create_file(dev, &dev_attr_gpc_pg_mask);
	error |= device_create_file(dev, &dev_attr_fbp_fs_mask);
	error |= device_create_file(dev, &dev_attr_fbp_pg_mask);
	error |= device_create_file(dev, &dev_attr_tsg_timeslice_min_us);
	error |= device_create_file(dev, &dev_attr_tsg_timeslice_max_us);

#ifdef CONFIG_TEGRA_GK20A_NVHOST
	error |= nvgpu_nvhost_create_symlink(g);
#endif

	error |= device_create_file(dev, &dev_attr_gpu_powered_on);

#ifdef CONFIG_NVGPU_COMPRESSION
	device_create_file(dev, &dev_attr_comptag_mem_deduct);
#endif

#ifdef CONFIG_NVGPU_MIG
	error |= device_create_file(dev, &dev_attr_mig_mode_config_list);
	error |= device_create_file(dev, &dev_attr_mig_mode_config_list_parsable);
	error |= device_create_file(dev, &dev_attr_mig_mode_config);
#endif
	if (nvgpu_is_enabled(g, NVGPU_SUPPORT_EMULATE_MODE)) {
		error |= device_create_file(dev, &dev_attr_emulate_mode);
	}

	if (strcmp(dev_name(dev), "gpu.0")) {
		struct kobject *kobj = &dev->kobj;
		struct device *parent = container_of((kobj->parent),
					struct device, kobj);
		error |= sysfs_create_link(&parent->kobj,
				   &dev->kobj, "gpu.0");

#if LINUX_VERSION_CODE > KERNEL_VERSION(4, 14, 0)
		/*
		 * Create symbolic link under /sys/devices/ as various tests
		 * expect it to be there. Above sysfs_create_link creates
		 * it under /sys/devices/platform/ from kernels after v4.14.
		 */
		kobj = &parent->kobj;
		parent = container_of((kobj->parent),
					struct device, kobj);
		error |= sysfs_create_link(&parent->kobj,
				   &dev->kobj, "gpu.0");
		error |= sysfs_create_link(&parent->kobj,
				   &dev->kobj, dev_name(dev));
#endif
	}

	if (error)
		nvgpu_err(g, "Failed to create sysfs attributes!\n");

	return error;
}