mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-22 09:12:24 +03:00
085f94bf89
implemented queue support which is needed for cmd/msg for managing CMDQ/MSGQ. In ga10b GSP, totally 4 CMDQ and 4 MSGQ supported. in current implementation we use only one CMDQ and one MSGQ. NVGPU-6784 Signed-off-by: Ramesh Mylavarapu <rmylavarapu@nvidia.com> Change-Id: Ib40ff9df6580e15824131dd6f54bfb85dce8e594 Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2590678 Tested-by: mobile promotions <svcmobile_promotions@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
70 lines
2.0 KiB
C
70 lines
2.0 KiB
C
/*
|
|
* Copyright (c) 2021, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVGPU_GSP_PRIV
|
|
#define NVGPU_GSP_PRIV
|
|
|
|
#include <nvgpu/lock.h>
|
|
#include <nvgpu/nvgpu_mem.h>
|
|
|
|
#define GSP_DEBUG_BUFFER_QUEUE 3U
|
|
#define GSP_DMESG_BUFFER_SIZE 0xC00U
|
|
|
|
#define GSP_QUEUE_NUM 2U
|
|
|
|
struct gsp_fw {
|
|
/* gsp ucode */
|
|
struct nvgpu_firmware *code;
|
|
struct nvgpu_firmware *data;
|
|
struct nvgpu_firmware *manifest;
|
|
};
|
|
|
|
#ifdef CONFIG_NVGPU_GSP_STRESS_TEST
|
|
struct gsp_stress_test {
|
|
bool load_stress_test;
|
|
bool enable_stress_test;
|
|
bool stress_test_fail_status;
|
|
u32 test_iterations;
|
|
u32 test_name;
|
|
struct nvgpu_mem gsp_test_sysmem_block;
|
|
};
|
|
#endif
|
|
/* GSP descriptor's */
|
|
struct nvgpu_gsp {
|
|
struct gk20a *g;
|
|
|
|
struct gsp_fw gsp_ucode;
|
|
struct nvgpu_falcon *gsp_flcn;
|
|
|
|
bool isr_enabled;
|
|
struct nvgpu_mutex isr_mutex;
|
|
|
|
struct gsp_sequences *sequences;
|
|
|
|
struct nvgpu_engine_mem_queue *queues[GSP_QUEUE_NUM];
|
|
|
|
#ifdef CONFIG_NVGPU_GSP_STRESS_TEST
|
|
struct gsp_stress_test gsp_test;
|
|
#endif
|
|
};
|
|
#endif /* NVGPU_GSP_PRIV */
|