Files
linux-nvgpu/drivers/gpu/nvgpu/os/posix/soc.c
ajesh 69837a8956 gpu: nvgpu: fix posix hr timestamp
Fix the high reslution timestamp API in posix timer unit to return
arch specific high resolution counter value.  For userspace, continue
using the timer based implementaion.

BUG 2677936

Change-Id: I1b2015668089e6a80ee1fe4e5fa460ee896a8cec
Signed-off-by: ajesh <akv@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/2176484
Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com>
Reviewed-by: svc-mobile-misra <svc-mobile-misra@nvidia.com>
GVS: Gerrit_Virtual_Submit
Reviewed-by: Shashank Singh <shashsingh@nvidia.com>
Reviewed-by: Vaibhav Kachore <vkachore@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
2019-08-16 04:23:39 -07:00

69 lines
1.7 KiB
C

/*
* Copyright (c) 2018-2019, NVIDIA CORPORATION. All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*/
#include <nvgpu/timers.h>
#include <nvgpu/soc.h>
bool nvgpu_platform_is_silicon(struct gk20a *g)
{
return false;
}
bool nvgpu_platform_is_simulation(struct gk20a *g)
{
return false;
}
bool nvgpu_platform_is_fpga(struct gk20a *g)
{
return false;
}
bool nvgpu_is_hypervisor_mode(struct gk20a *g)
{
return false;
}
bool nvgpu_is_bpmp_running(struct gk20a *g)
{
return false;
}
bool nvgpu_is_soc_t194_a01(struct gk20a *g)
{
return false;
}
void nvgpu_delay_usecs(unsigned int usecs)
{
}
u64 nvgpu_us_counter(void)
{
return (u64)nvgpu_current_time_us();
}
u64 nvgpu_get_cycles(void)
{
return (u64)nvgpu_current_time_us();
}