mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 01:50:07 +03:00
38c548a39c
Add a HAL op for resetting the eng_faulted and pbdma_faulted states on a channel. This used to be a local feature in fifo_gv11b.c; the HAL is defined for all chips from gv11b onwards. Jira NVGPU-1307 Change-Id: I120a59c429851cc69e712ddd5b06a4b3d16c06c9 Signed-off-by: Konsta Holtta <kholtta@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2017269 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
83 lines
2.5 KiB
C
83 lines
2.5 KiB
C
/*
|
|
* Copyright (c) 2016-2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
|
|
#include <nvgpu/channel.h>
|
|
#include <nvgpu/log.h>
|
|
#include <nvgpu/atomic.h>
|
|
#include <nvgpu/io.h>
|
|
#include <nvgpu/gk20a.h>
|
|
|
|
#include "channel_gk20a.h"
|
|
#include "channel_gv11b.h"
|
|
|
|
#include <nvgpu/hw/gv11b/hw_ccsr_gv11b.h>
|
|
|
|
void gv11b_channel_unbind(struct channel_gk20a *ch)
|
|
{
|
|
struct gk20a *g = ch->g;
|
|
|
|
nvgpu_log_fn(g, " ");
|
|
|
|
if (nvgpu_atomic_cmpxchg(&ch->bound, true, false) != 0) {
|
|
gk20a_writel(g, ccsr_channel_inst_r(ch->chid),
|
|
ccsr_channel_inst_ptr_f(0) |
|
|
ccsr_channel_inst_bind_false_f());
|
|
|
|
gk20a_writel(g, ccsr_channel_r(ch->chid),
|
|
ccsr_channel_enable_clr_true_f() |
|
|
ccsr_channel_pbdma_faulted_reset_f() |
|
|
ccsr_channel_eng_faulted_reset_f());
|
|
}
|
|
}
|
|
|
|
u32 gv11b_channel_count(struct gk20a *g)
|
|
{
|
|
return ccsr_channel__size_1_v();
|
|
}
|
|
|
|
void gv11b_channel_read_state(struct gk20a *g, struct channel_gk20a *ch,
|
|
struct nvgpu_channel_hw_state *state)
|
|
{
|
|
u32 reg = gk20a_readl(g, ccsr_channel_r(ch->chid));
|
|
|
|
gk20a_channel_read_state(g, ch, state);
|
|
|
|
state->eng_faulted = ccsr_channel_eng_faulted_v(reg) ==
|
|
ccsr_channel_eng_faulted_true_v();
|
|
}
|
|
|
|
void gv11b_channel_reset_faulted(struct gk20a *g, struct channel_gk20a *ch,
|
|
bool eng, bool pbdma)
|
|
{
|
|
u32 reg = gk20a_readl(g, ccsr_channel_r(ch->chid));
|
|
|
|
if (eng) {
|
|
reg |= ccsr_channel_eng_faulted_reset_f();
|
|
}
|
|
if (pbdma) {
|
|
reg |= ccsr_channel_pbdma_faulted_reset_f();
|
|
}
|
|
|
|
gk20a_writel(g, ccsr_channel_r(ch->chid), reg);
|
|
}
|