mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 18:16:01 +03:00
b21f300db7
Current volt unit has multiple header files under pmuif folder. This has combination of public struct which is accessed outside the unit and private struct which is accessed within volt unit. This patch segregates them based on their accessibility. All private items are moved into ucode_volt_inf.h from pmuif which only volt can access. All public items are moved into include/volt.h which other units can access This will help in documentation of items for public items. NVGPU-4492 Change-Id: Id40bf4922408a55f1e67d071be726839ac57718f Signed-off-by: Abdul Salam <absalam@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/c/linux-nvgpu/+/2289114 Tested-by: mobile promotions <svcmobile_promotions@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
79 lines
2.4 KiB
C
79 lines
2.4 KiB
C
/*
|
|
* Copyright (c) 2016-2020, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVGPU_VOLT_DEV_H
|
|
#define NVGPU_VOLT_DEV_H
|
|
|
|
#include <nvgpu/boardobj.h>
|
|
#include <nvgpu/boardobjgrp.h>
|
|
|
|
#include "ucode_volt_inf.h"
|
|
|
|
#define VOLTAGE_TABLE_MAX_ENTRIES_ONE 1U
|
|
#define VOLTAGE_TABLE_MAX_ENTRIES 256U
|
|
#define VOLTAGE_DESCRIPTOR_TABLE_ENTRY_INVALID 0xFFU
|
|
#define VOLT_DEV_PWM_VOLTAGE_STEPS_INVALID 0U
|
|
#define VOLT_DEV_PWM_VOLTAGE_STEPS_DEFAULT 1U
|
|
|
|
struct voltage_device {
|
|
struct boardobj super;
|
|
u8 volt_domain;
|
|
u8 i2c_dev_idx;
|
|
u32 switch_delay_us;
|
|
u32 num_entries;
|
|
struct voltage_device_entry *pentry[VOLTAGE_TABLE_MAX_ENTRIES];
|
|
struct voltage_device_entry *pcurr_entry;
|
|
u8 rsvd_0;
|
|
u8 rsvd_1;
|
|
u8 operation_type;
|
|
u32 voltage_min_uv;
|
|
u32 voltage_max_uv;
|
|
u32 volt_step_uv;
|
|
};
|
|
|
|
struct voltage_device_entry {
|
|
u32 voltage_uv;
|
|
};
|
|
|
|
/*!
|
|
* Extends VOLTAGE_DEVICE providing attributes specific to PWM controllers.
|
|
*/
|
|
struct voltage_device_pwm {
|
|
struct voltage_device super;
|
|
s32 voltage_base_uv;
|
|
s32 voltage_offset_scale_uv;
|
|
enum nv_pmu_pmgr_pwm_source source;
|
|
u32 raw_period;
|
|
};
|
|
|
|
struct voltage_device_pwm_entry {
|
|
struct voltage_device_entry super;
|
|
u32 duty_cycle;
|
|
};
|
|
/* PWM end */
|
|
|
|
int volt_dev_sw_setup(struct gk20a *g);
|
|
int volt_dev_pmu_setup(struct gk20a *g);
|
|
void nvgpu_pmu_volt_rpc_handler(struct gk20a *g, struct nv_pmu_rpc_header *rpc);
|
|
|
|
#endif /* NVGPU_VOLT_DEV_H */
|