mirror of
git://nv-tegra.nvidia.com/linux-nvgpu.git
synced 2025-12-23 09:57:08 +03:00
8e96d56cee
Only one h/w header is allowed per hal file. ramfc_*.c uses both hw_ramfc_*.h and hw_pbdma_*.h. The pbdma dependencies are removed from the HAL unit of ramfc by constructing new HAL functions for pbdma unit. The HAL ops functions added are listed below. get_gp_base get_gp_base_hi get_fc_formats get_fc_pb_header get_fc_subdevice get_fc_target get_ctrl_hce_priv_mode_yes get_userd_aperture_mask get_userd_addr get_userd_hi_addr get_fc_runlist_timeslice get_config_auth_level_privileged set_channel_info_veid config_userd_writeback_enable allowed_syncpoints_0_index_f allowed_syncpoints_0_valid_f allowed_syncpoints_0_index_v These HAL ops uses the following new implementations. gm20b_pbdma_get_gp_base gm20b_pbdma_get_gp_base_hi gm20b_pbdma_get_fc_formats gm20b_pbdma_get_fc_pb_header gm20b_pbdma_get_fc_subdevice gm20b_pbdma_get_fc_target gm20b_pbdma_get_ctrl_hce_priv_mode_yes gm20b_pbdma_get_userd_aperture_mask gm20b_pbdma_get_userd_addr gm20b_pbdma_get_userd_hi_addr gp10b_pbdma_get_fc_runlist_timeslice gp10b_pbdma_get_config_auth_level_privileged gp10b_pbdma_allowed_syncpoints_0_index_f gp10b_pbdma_allowed_syncpoints_0_valid_f gp10b_pbdma_allowed_syncpoints_0_index_v gv11b_pbdma_get_fc_pb_header gv11b_pbdma_get_fc_target gv11b_pbdma_set_channel_info_veid gv11b_pbdma_config_userd_writeback_enable Jira NVGPU-3195 Change-Id: I849f16650046eca38c67b0d6e0e43cd2ab1ac224 Signed-off-by: Debarshi Dutta <ddutta@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/2102576 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
43 lines
1.8 KiB
C
43 lines
1.8 KiB
C
/*
|
|
* Copyright (c) 2017-2019, NVIDIA CORPORATION. All rights reserved.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
|
|
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
* DEALINGS IN THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef NVGPU_PBDMA_GV11B_H
|
|
#define NVGPU_PBDMA_GV11B_H
|
|
|
|
#include <nvgpu/types.h>
|
|
|
|
struct gk20a;
|
|
|
|
void gv11b_pbdma_setup_hw(struct gk20a *g);
|
|
void gv11b_pbdma_intr_enable(struct gk20a *g, bool enable);
|
|
bool gv11b_pbdma_handle_intr_0(struct gk20a *g, u32 pbdma_id, u32 pbdma_intr_0,
|
|
u32 *error_notifier);
|
|
bool gv11b_pbdma_handle_intr_1(struct gk20a *g, u32 pbdma_id, u32 pbdma_intr_1,
|
|
u32 *error_notifier);
|
|
u32 gv11b_pbdma_channel_fatal_0_intr_descs(void);
|
|
u32 gv11b_pbdma_get_fc_pb_header(void);
|
|
u32 gv11b_pbdma_get_fc_target(void);
|
|
u32 gv11b_pbdma_set_channel_info_veid(u32 channel_id);
|
|
u32 gv11b_pbdma_config_userd_writeback_enable(void);
|
|
|
|
#endif /* NVGPU_PBDMA_GV11B_H */
|